arch/sh/kernel/cpu/sh4/probe.c

   1 /*
   2  * arch/sh/kernel/cpu/sh4/probe.c
   3  *
   4  * CPU Subtype Probing for SH-4.
   5  *
   6  * Copyright (C) 2001 - 2006  Paul Mundt
   7  * Copyright (C) 2003  Richard Curnow
   8  *
   9  * This file is subject to the terms and conditions of the GNU General Public
  10  * License.  See the file "COPYING" in the main directory of this archive
  11  * for more details.
  12  */
  13
  14 #include <linux/init.h>
  15 #include <asm/processor.h>
  16 #include <asm/cache.h>
  17 #include <asm/io.h>
  18
  19 int __init detect_cpu_and_cache_system(void)
  20 {
  21         unsigned long pvr, prr, cvr;
  22         unsigned long size;
  23
  24         static unsigned long sizes[16] = {
  25                 [1] = (1 << 12),
  26                 [2] = (1 << 13),
  27                 [4] = (1 << 14),
  28                 [8] = (1 << 15),
  29                 [9] = (1 << 16)
  30         };
  31
  32         pvr = (ctrl_inl(CCN_PVR) >> 8) & 0xffff;
  33         prr = (ctrl_inl(CCN_PRR) >> 4) & 0xff;
  34         cvr = (ctrl_inl(CCN_CVR));
  35
  36         /*
  37          * Setup some sane SH-4 defaults for the icache
  38          */
  39         cpu_data->icache.way_incr       = (1 << 13);
  40         cpu_data->icache.entry_shift    = 5;
  41         cpu_data->icache.entry_mask     = 0x1fe0;
  42         cpu_data->icache.sets           = 256;
  43         cpu_data->icache.ways           = 1;
  44         cpu_data->icache.linesz         = L1_CACHE_BYTES;
  45
  46         /*
  47          * And again for the dcache ..
  48          */
  49         cpu_data->dcache.way_incr       = (1 << 14);
  50         cpu_data->dcache.entry_shift    = 5;
  51         cpu_data->dcache.entry_mask     = 0x3fe0;
  52         cpu_data->dcache.sets           = 512;
  53         cpu_data->dcache.ways           = 1;
  54         cpu_data->dcache.linesz         = L1_CACHE_BYTES;
  55
  56         /*
  57          * Probe the underlying processor version/revision and
  58          * adjust cpu_data setup accordingly.
  59          */
  60         switch (pvr) {
  61         case 0x205:
  62                 cpu_data->type = CPU_SH7750;
  63                 cpu_data->flags |= CPU_HAS_P2_FLUSH_BUG | CPU_HAS_FPU |
  64                                    CPU_HAS_PERF_COUNTER | CPU_HAS_PTEA;
  65                 break;
  66         case 0x206:
  67                 cpu_data->type = CPU_SH7750S;
  68                 cpu_data->flags |= CPU_HAS_P2_FLUSH_BUG | CPU_HAS_FPU |
  69                                    CPU_HAS_PERF_COUNTER | CPU_HAS_PTEA;
  70                 break;
  71         case 0x1100:
  72                 cpu_data->type = CPU_SH7751;
  73                 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PTEA;
  74                 break;
  75         case 0x2000:
  76                 cpu_data->type = CPU_SH73180;
  77                 cpu_data->icache.ways = 4;
  78                 cpu_data->dcache.ways = 4;
  79                 break;
  80         case 0x2001:
  81         case 0x2004:
  82                 cpu_data->type = CPU_SH7770;
  83                 cpu_data->icache.ways = 4;
  84                 cpu_data->dcache.ways = 4;
  85
  86                 cpu_data->flags |= CPU_HAS_FPU;
  87                 break;
  88         case 0x2006:
  89         case 0x200A:
  90                 if (prr == 0x61)
  91                         cpu_data->type = CPU_SH7781;
  92                 else
  93                         cpu_data->type = CPU_SH7780;
  94
  95                 cpu_data->icache.ways = 4;
  96                 cpu_data->dcache.ways = 4;
  97
  98                 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PERF_COUNTER;
  99                 break;
 100         case 0x3000:
 101         case 0x3003:
 102                 cpu_data->type = CPU_SH7343;
 103                 cpu_data->icache.ways = 4;
 104                 cpu_data->dcache.ways = 4;
 105                 break;
 106         case 0x8000:
 107                 cpu_data->type = CPU_ST40RA;
 108                 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PTEA;
 109                 break;
 110         case 0x8100:
 111                 cpu_data->type = CPU_ST40GX1;
 112                 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PTEA;
 113                 break;
 114         case 0x700:
 115                 cpu_data->type = CPU_SH4_501;
 116                 cpu_data->icache.ways = 2;
 117                 cpu_data->dcache.ways = 2;
 118                 cpu_data->flags |= CPU_HAS_PTEA;
 119                 break;
 120         case 0x600:
 121                 cpu_data->type = CPU_SH4_202;
 122                 cpu_data->icache.ways = 2;
 123                 cpu_data->dcache.ways = 2;
 124                 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PTEA;
 125                 break;
 126         case 0x500 ... 0x501:
 127                 switch (prr) {
 128                 case 0x10:
 129                         cpu_data->type = CPU_SH7750R;
 130                         break;
 131                 case 0x11:
 132                         cpu_data->type = CPU_SH7751R;
 133                         break;
 134                 case 0x50 ... 0x5f:
 135                         cpu_data->type = CPU_SH7760;
 136                         break;
 137                 }
 138
 139                 cpu_data->icache.ways = 2;
 140                 cpu_data->dcache.ways = 2;
 141
 142                 cpu_data->flags |= CPU_HAS_FPU | CPU_HAS_PTEA;
 143
 144                 break;
 145         default:
 146                 cpu_data->type = CPU_SH_NONE;
 147                 break;
 148         }
 149
 150 #ifdef CONFIG_SH_DIRECT_MAPPED
 151         cpu_data->icache.ways = 1;
 152         cpu_data->dcache.ways = 1;
 153 #endif
 154
 155         /*
 156          * On anything that's not a direct-mapped cache, look to the CVR
 157          * for I/D-cache specifics.
 158          */
 159         if (cpu_data->icache.ways > 1) {
 160                 size = sizes[(cvr >> 20) & 0xf];
 161                 cpu_data->icache.way_incr       = (size >> 1);
 162                 cpu_data->icache.sets           = (size >> 6);
 163                 cpu_data->icache.entry_mask     =
 164                         (cpu_data->icache.way_incr - (1 << 5));
 165         }
 166
 167         cpu_data->icache.way_size = cpu_data->icache.sets *
 168                                     cpu_data->icache.linesz;
 169
 170         if (cpu_data->dcache.ways > 1) {
 171                 size = sizes[(cvr >> 16) & 0xf];
 172                 cpu_data->dcache.way_incr       = (size >> 1);
 173                 cpu_data->dcache.sets           = (size >> 6);
 174                 cpu_data->dcache.entry_mask     =
 175                         (cpu_data->dcache.way_incr - (1 << 5));
 176         }
 177
 178         cpu_data->dcache.way_size = cpu_data->dcache.sets *
 179                                     cpu_data->dcache.linesz;
 180
 181         return 0;
 182 }
 183