MIPS: Treat CP1 control registers as unsigned ints.