ARM: invalidate L1 before enabling coherency