drivers/scsi/aic7xxx/aic79xx_core.c

   1 /*
   2  * Core routines and tables shareable across OS platforms.
   3  *
   4  * Copyright (c) 1994-2002 Justin T. Gibbs.
   5  * Copyright (c) 2000-2003 Adaptec Inc.
   6  * All rights reserved.
   7  *
   8  * Redistribution and use in source and binary forms, with or without
   9  * modification, are permitted provided that the following conditions
  10  * are met:
  11  * 1. Redistributions of source code must retain the above copyright
  12  *    notice, this list of conditions, and the following disclaimer,
  13  *    without modification.
  14  * 2. Redistributions in binary form must reproduce at minimum a disclaimer
  15  *    substantially similar to the "NO WARRANTY" disclaimer below
  16  *    ("Disclaimer") and any redistribution must be conditioned upon
  17  *    including a substantially similar Disclaimer requirement for further
  18  *    binary redistribution.
  19  * 3. Neither the names of the above-listed copyright holders nor the names
  20  *    of any contributors may be used to endorse or promote products derived
  21  *    from this software without specific prior written permission.
  22  *
  23  * Alternatively, this software may be distributed under the terms of the
  24  * GNU General Public License ("GPL") version 2 as published by the Free
  25  * Software Foundation.
  26  *
  27  * NO WARRANTY
  28  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  29  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  30  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
  31  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  32  * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  37  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38  * POSSIBILITY OF SUCH DAMAGES.
  39  *
  40  * $Id: //depot/aic7xxx/aic7xxx/aic79xx.c#250 $
  41  */
  42
  43 #ifdef __linux__
  44 #include "aic79xx_osm.h"
  45 #include "aic79xx_inline.h"
  46 #include "aicasm/aicasm_insformat.h"
  47 #else
  48 #include <dev/aic7xxx/aic79xx_osm.h>
  49 #include <dev/aic7xxx/aic79xx_inline.h>
  50 #include <dev/aic7xxx/aicasm/aicasm_insformat.h>
  51 #endif
  52
  53
  54 /***************************** Lookup Tables **********************************/
  55 static char *ahd_chip_names[] =
  56 {
  57         "NONE",
  58         "aic7901",
  59         "aic7902",
  60         "aic7901A"
  61 };
  62 static const u_int num_chip_names = ARRAY_SIZE(ahd_chip_names);
  63
  64 /*
  65  * Hardware error codes.
  66  */
  67 struct ahd_hard_error_entry {
  68         uint8_t errno;
  69         char *errmesg;
  70 };
  71
  72 static struct ahd_hard_error_entry ahd_hard_errors[] = {
  73         { DSCTMOUT,     "Discard Timer has timed out" },
  74         { ILLOPCODE,    "Illegal Opcode in sequencer program" },
  75         { SQPARERR,     "Sequencer Parity Error" },
  76         { DPARERR,      "Data-path Parity Error" },
  77         { MPARERR,      "Scratch or SCB Memory Parity Error" },
  78         { CIOPARERR,    "CIOBUS Parity Error" },
  79 };
  80 static const u_int num_errors = ARRAY_SIZE(ahd_hard_errors);
  81
  82 static struct ahd_phase_table_entry ahd_phase_table[] =
  83 {
  84         { P_DATAOUT,    MSG_NOOP,               "in Data-out phase"     },
  85         { P_DATAIN,     MSG_INITIATOR_DET_ERR,  "in Data-in phase"      },
  86         { P_DATAOUT_DT, MSG_NOOP,               "in DT Data-out phase"  },
  87         { P_DATAIN_DT,  MSG_INITIATOR_DET_ERR,  "in DT Data-in phase"   },
  88         { P_COMMAND,    MSG_NOOP,               "in Command phase"      },
  89         { P_MESGOUT,    MSG_NOOP,               "in Message-out phase"  },
  90         { P_STATUS,     MSG_INITIATOR_DET_ERR,  "in Status phase"       },
  91         { P_MESGIN,     MSG_PARITY_ERROR,       "in Message-in phase"   },
  92         { P_BUSFREE,    MSG_NOOP,               "while idle"            },
  93         { 0,            MSG_NOOP,               "in unknown phase"      }
  94 };
  95
  96 /*
  97  * In most cases we only wish to itterate over real phases, so
  98  * exclude the last element from the count.
  99  */
 100 static const u_int num_phases = ARRAY_SIZE(ahd_phase_table) - 1;
 101
 102 /* Our Sequencer Program */
 103 #include "aic79xx_seq.h"
 104
 105 /**************************** Function Declarations ***************************/
 106 static void             ahd_handle_transmission_error(struct ahd_softc *ahd);
 107 static void             ahd_handle_lqiphase_error(struct ahd_softc *ahd,
 108                                                   u_int lqistat1);
 109 static int              ahd_handle_pkt_busfree(struct ahd_softc *ahd,
 110                                                u_int busfreetime);
 111 static int              ahd_handle_nonpkt_busfree(struct ahd_softc *ahd);
 112 static void             ahd_handle_proto_violation(struct ahd_softc *ahd);
 113 static void             ahd_force_renegotiation(struct ahd_softc *ahd,
 114                                                 struct ahd_devinfo *devinfo);
 115
 116 static struct ahd_tmode_tstate*
 117                         ahd_alloc_tstate(struct ahd_softc *ahd,
 118                                          u_int scsi_id, char channel);
 119 #ifdef AHD_TARGET_MODE
 120 static void             ahd_free_tstate(struct ahd_softc *ahd,
 121                                         u_int scsi_id, char channel, int force);
 122 #endif
 123 static void             ahd_devlimited_syncrate(struct ahd_softc *ahd,
 124                                                 struct ahd_initiator_tinfo *,
 125                                                 u_int *period,
 126                                                 u_int *ppr_options,
 127                                                 role_t role);
 128 static void             ahd_update_neg_table(struct ahd_softc *ahd,
 129                                              struct ahd_devinfo *devinfo,
 130                                              struct ahd_transinfo *tinfo);
 131 static void             ahd_update_pending_scbs(struct ahd_softc *ahd);
 132 static void             ahd_fetch_devinfo(struct ahd_softc *ahd,
 133                                           struct ahd_devinfo *devinfo);
 134 static void             ahd_scb_devinfo(struct ahd_softc *ahd,
 135                                         struct ahd_devinfo *devinfo,
 136                                         struct scb *scb);
 137 static void             ahd_setup_initiator_msgout(struct ahd_softc *ahd,
 138                                                    struct ahd_devinfo *devinfo,
 139                                                    struct scb *scb);
 140 static void             ahd_build_transfer_msg(struct ahd_softc *ahd,
 141                                                struct ahd_devinfo *devinfo);
 142 static void             ahd_construct_sdtr(struct ahd_softc *ahd,
 143                                            struct ahd_devinfo *devinfo,
 144                                            u_int period, u_int offset);
 145 static void             ahd_construct_wdtr(struct ahd_softc *ahd,
 146                                            struct ahd_devinfo *devinfo,
 147                                            u_int bus_width);
 148 static void             ahd_construct_ppr(struct ahd_softc *ahd,
 149                                           struct ahd_devinfo *devinfo,
 150                                           u_int period, u_int offset,
 151                                           u_int bus_width, u_int ppr_options);
 152 static void             ahd_clear_msg_state(struct ahd_softc *ahd);
 153 static void             ahd_handle_message_phase(struct ahd_softc *ahd);
 154 typedef enum {
 155         AHDMSG_1B,
 156         AHDMSG_2B,
 157         AHDMSG_EXT
 158 } ahd_msgtype;
 159 static int              ahd_sent_msg(struct ahd_softc *ahd, ahd_msgtype type,
 160                                      u_int msgval, int full);
 161 static int              ahd_parse_msg(struct ahd_softc *ahd,
 162                                       struct ahd_devinfo *devinfo);
 163 static int              ahd_handle_msg_reject(struct ahd_softc *ahd,
 164                                               struct ahd_devinfo *devinfo);
 165 static void             ahd_handle_ign_wide_residue(struct ahd_softc *ahd,
 166                                                 struct ahd_devinfo *devinfo);
 167 static void             ahd_reinitialize_dataptrs(struct ahd_softc *ahd);
 168 static void             ahd_handle_devreset(struct ahd_softc *ahd,
 169                                             struct ahd_devinfo *devinfo,
 170                                             u_int lun, cam_status status,
 171                                             char *message, int verbose_level);
 172 #ifdef AHD_TARGET_MODE
 173 static void             ahd_setup_target_msgin(struct ahd_softc *ahd,
 174                                                struct ahd_devinfo *devinfo,
 175                                                struct scb *scb);
 176 #endif
 177
 178 static u_int            ahd_sglist_size(struct ahd_softc *ahd);
 179 static u_int            ahd_sglist_allocsize(struct ahd_softc *ahd);
 180 static bus_dmamap_callback_t
 181                         ahd_dmamap_cb;
 182 static void             ahd_initialize_hscbs(struct ahd_softc *ahd);
 183 static int              ahd_init_scbdata(struct ahd_softc *ahd);
 184 static void             ahd_fini_scbdata(struct ahd_softc *ahd);
 185 static void             ahd_setup_iocell_workaround(struct ahd_softc *ahd);
 186 static void             ahd_iocell_first_selection(struct ahd_softc *ahd);
 187 static void             ahd_add_col_list(struct ahd_softc *ahd,
 188                                          struct scb *scb, u_int col_idx);
 189 static void             ahd_rem_col_list(struct ahd_softc *ahd,
 190                                          struct scb *scb);
 191 static void             ahd_chip_init(struct ahd_softc *ahd);
 192 static void             ahd_qinfifo_requeue(struct ahd_softc *ahd,
 193                                             struct scb *prev_scb,
 194                                             struct scb *scb);
 195 static int              ahd_qinfifo_count(struct ahd_softc *ahd);
 196 static int              ahd_search_scb_list(struct ahd_softc *ahd, int target,
 197                                             char channel, int lun, u_int tag,
 198                                             role_t role, uint32_t status,
 199                                             ahd_search_action action,
 200                                             u_int *list_head, u_int *list_tail,
 201                                             u_int tid);
 202 static void             ahd_stitch_tid_list(struct ahd_softc *ahd,
 203                                             u_int tid_prev, u_int tid_cur,
 204                                             u_int tid_next);
 205 static void             ahd_add_scb_to_free_list(struct ahd_softc *ahd,
 206                                                  u_int scbid);
 207 static u_int            ahd_rem_wscb(struct ahd_softc *ahd, u_int scbid,
 208                                      u_int prev, u_int next, u_int tid);
 209 static void             ahd_reset_current_bus(struct ahd_softc *ahd);
 210 static ahd_callback_t   ahd_stat_timer;
 211 #ifdef AHD_DUMP_SEQ
 212 static void             ahd_dumpseq(struct ahd_softc *ahd);
 213 #endif
 214 static void             ahd_loadseq(struct ahd_softc *ahd);
 215 static int              ahd_check_patch(struct ahd_softc *ahd,
 216                                         struct patch **start_patch,
 217                                         u_int start_instr, u_int *skip_addr);
 218 static u_int            ahd_resolve_seqaddr(struct ahd_softc *ahd,
 219                                             u_int address);
 220 static void             ahd_download_instr(struct ahd_softc *ahd,
 221                                            u_int instrptr, uint8_t *dconsts);
 222 static int              ahd_probe_stack_size(struct ahd_softc *ahd);
 223 static int              ahd_scb_active_in_fifo(struct ahd_softc *ahd,
 224                                                struct scb *scb);
 225 static void             ahd_run_data_fifo(struct ahd_softc *ahd,
 226                                           struct scb *scb);
 227
 228 #ifdef AHD_TARGET_MODE
 229 static void             ahd_queue_lstate_event(struct ahd_softc *ahd,
 230                                                struct ahd_tmode_lstate *lstate,
 231                                                u_int initiator_id,
 232                                                u_int event_type,
 233                                                u_int event_arg);
 234 static void             ahd_update_scsiid(struct ahd_softc *ahd,
 235                                           u_int targid_mask);
 236 static int              ahd_handle_target_cmd(struct ahd_softc *ahd,
 237                                               struct target_cmd *cmd);
 238 #endif
 239
 240 static int              ahd_abort_scbs(struct ahd_softc *ahd, int target,
 241                                        char channel, int lun, u_int tag,
 242                                        role_t role, uint32_t status);
 243 static void             ahd_alloc_scbs(struct ahd_softc *ahd);
 244 static void             ahd_busy_tcl(struct ahd_softc *ahd, u_int tcl,
 245                                      u_int scbid);
 246 static void             ahd_calc_residual(struct ahd_softc *ahd,
 247                                           struct scb *scb);
 248 static void             ahd_clear_critical_section(struct ahd_softc *ahd);
 249 static void             ahd_clear_intstat(struct ahd_softc *ahd);
 250 static void             ahd_enable_coalescing(struct ahd_softc *ahd,
 251                                               int enable);
 252 static u_int            ahd_find_busy_tcl(struct ahd_softc *ahd, u_int tcl);
 253 static void             ahd_freeze_devq(struct ahd_softc *ahd,
 254                                         struct scb *scb);
 255 static void             ahd_handle_scb_status(struct ahd_softc *ahd,
 256                                               struct scb *scb);
 257 static struct ahd_phase_table_entry* ahd_lookup_phase_entry(int phase);
 258 static void             ahd_shutdown(void *arg);
 259 static void             ahd_update_coalescing_values(struct ahd_softc *ahd,
 260                                                      u_int timer,
 261                                                      u_int maxcmds,
 262                                                      u_int mincmds);
 263 static int              ahd_verify_vpd_cksum(struct vpd_config *vpd);
 264 static int              ahd_wait_seeprom(struct ahd_softc *ahd);
 265 static int              ahd_match_scb(struct ahd_softc *ahd, struct scb *scb,
 266                                       int target, char channel, int lun,
 267                                       u_int tag, role_t role);
 268
 269 /******************************** Private Inlines *****************************/
 270
 271 static __inline void
 272 ahd_assert_atn(struct ahd_softc *ahd)
 273 {
 274         ahd_outb(ahd, SCSISIGO, ATNO);
 275 }
 276
 277 /*
 278  * Determine if the current connection has a packetized
 279  * agreement.  This does not necessarily mean that we
 280  * are currently in a packetized transfer.  We could
 281  * just as easily be sending or receiving a message.
 282  */
 283 static __inline int
 284 ahd_currently_packetized(struct ahd_softc *ahd)
 285 {
 286         ahd_mode_state   saved_modes;
 287         int              packetized;
 288
 289         saved_modes = ahd_save_modes(ahd);
 290         if ((ahd->bugs & AHD_PKTIZED_STATUS_BUG) != 0) {
 291                 /*
 292                  * The packetized bit refers to the last
 293                  * connection, not the current one.  Check
 294                  * for non-zero LQISTATE instead.
 295                  */
 296                 ahd_set_modes(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
 297                 packetized = ahd_inb(ahd, LQISTATE) != 0;
 298         } else {
 299                 ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
 300                 packetized = ahd_inb(ahd, LQISTAT2) & PACKETIZED;
 301         }
 302         ahd_restore_modes(ahd, saved_modes);
 303         return (packetized);
 304 }
 305
 306 static __inline int
 307 ahd_set_active_fifo(struct ahd_softc *ahd)
 308 {
 309         u_int active_fifo;
 310
 311         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
 312         active_fifo = ahd_inb(ahd, DFFSTAT) & CURRFIFO;
 313         switch (active_fifo) {
 314         case 0:
 315         case 1:
 316                 ahd_set_modes(ahd, active_fifo, active_fifo);
 317                 return (1);
 318         default:
 319                 return (0);
 320         }
 321 }
 322
 323 static __inline void
 324 ahd_unbusy_tcl(struct ahd_softc *ahd, u_int tcl)
 325 {
 326         ahd_busy_tcl(ahd, tcl, SCB_LIST_NULL);
 327 }
 328
 329 /*
 330  * Determine whether the sequencer reported a residual
 331  * for this SCB/transaction.
 332  */
 333 static __inline void
 334 ahd_update_residual(struct ahd_softc *ahd, struct scb *scb)
 335 {
 336         uint32_t sgptr;
 337
 338         sgptr = ahd_le32toh(scb->hscb->sgptr);
 339         if ((sgptr & SG_STATUS_VALID) != 0)
 340                 ahd_calc_residual(ahd, scb);
 341 }
 342
 343 static __inline void
 344 ahd_complete_scb(struct ahd_softc *ahd, struct scb *scb)
 345 {
 346         uint32_t sgptr;
 347
 348         sgptr = ahd_le32toh(scb->hscb->sgptr);
 349         if ((sgptr & SG_STATUS_VALID) != 0)
 350                 ahd_handle_scb_status(ahd, scb);
 351         else
 352                 ahd_done(ahd, scb);
 353 }
 354
 355
 356 /************************* Sequencer Execution Control ************************/
 357 /*
 358  * Restart the sequencer program from address zero
 359  */
 360 static void
 361 ahd_restart(struct ahd_softc *ahd)
 362 {
 363
 364         ahd_pause(ahd);
 365
 366         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
 367
 368         /* No more pending messages */
 369         ahd_clear_msg_state(ahd);
 370         ahd_outb(ahd, SCSISIGO, 0);             /* De-assert BSY */
 371         ahd_outb(ahd, MSG_OUT, MSG_NOOP);       /* No message to send */
 372         ahd_outb(ahd, SXFRCTL1, ahd_inb(ahd, SXFRCTL1) & ~BITBUCKET);
 373         ahd_outb(ahd, SEQINTCTL, 0);
 374         ahd_outb(ahd, LASTPHASE, P_BUSFREE);
 375         ahd_outb(ahd, SEQ_FLAGS, 0);
 376         ahd_outb(ahd, SAVED_SCSIID, 0xFF);
 377         ahd_outb(ahd, SAVED_LUN, 0xFF);
 378
 379         /*
 380          * Ensure that the sequencer's idea of TQINPOS
 381          * matches our own.  The sequencer increments TQINPOS
 382          * only after it sees a DMA complete and a reset could
 383          * occur before the increment leaving the kernel to believe
 384          * the command arrived but the sequencer to not.
 385          */
 386         ahd_outb(ahd, TQINPOS, ahd->tqinfifonext);
 387
 388         /* Always allow reselection */
 389         ahd_outb(ahd, SCSISEQ1,
 390                  ahd_inb(ahd, SCSISEQ_TEMPLATE) & (ENSELI|ENRSELI|ENAUTOATNP));
 391         ahd_set_modes(ahd, AHD_MODE_CCHAN, AHD_MODE_CCHAN);
 392
 393         /*
 394          * Clear any pending sequencer interrupt.  It is no
 395          * longer relevant since we're resetting the Program
 396          * Counter.
 397          */
 398         ahd_outb(ahd, CLRINT, CLRSEQINT);
 399
 400         ahd_outb(ahd, SEQCTL0, FASTMODE|SEQRESET);
 401         ahd_unpause(ahd);
 402 }
 403
 404 static void
 405 ahd_clear_fifo(struct ahd_softc *ahd, u_int fifo)
 406 {
 407         ahd_mode_state   saved_modes;
 408
 409 #ifdef AHD_DEBUG
 410         if ((ahd_debug & AHD_SHOW_FIFOS) != 0)
 411                 printf("%s: Clearing FIFO %d\n", ahd_name(ahd), fifo);
 412 #endif
 413         saved_modes = ahd_save_modes(ahd);
 414         ahd_set_modes(ahd, fifo, fifo);
 415         ahd_outb(ahd, DFFSXFRCTL, RSTCHN|CLRSHCNT);
 416         if ((ahd_inb(ahd, SG_STATE) & FETCH_INPROG) != 0)
 417                 ahd_outb(ahd, CCSGCTL, CCSGRESET);
 418         ahd_outb(ahd, LONGJMP_ADDR + 1, INVALID_ADDR);
 419         ahd_outb(ahd, SG_STATE, 0);
 420         ahd_restore_modes(ahd, saved_modes);
 421 }
 422
 423 /************************* Input/Output Queues ********************************/
 424 /*
 425  * Flush and completed commands that are sitting in the command
 426  * complete queues down on the chip but have yet to be dma'ed back up.
 427  */
 428 static void
 429 ahd_flush_qoutfifo(struct ahd_softc *ahd)
 430 {
 431         struct          scb *scb;
 432         ahd_mode_state  saved_modes;
 433         u_int           saved_scbptr;
 434         u_int           ccscbctl;
 435         u_int           scbid;
 436         u_int           next_scbid;
 437
 438         saved_modes = ahd_save_modes(ahd);
 439
 440         /*
 441          * Flush the good status FIFO for completed packetized commands.
 442          */
 443         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
 444         saved_scbptr = ahd_get_scbptr(ahd);
 445         while ((ahd_inb(ahd, LQISTAT2) & LQIGSAVAIL) != 0) {
 446                 u_int fifo_mode;
 447                 u_int i;
 448
 449                 scbid = ahd_inw(ahd, GSFIFO);
 450                 scb = ahd_lookup_scb(ahd, scbid);
 451                 if (scb == NULL) {
 452                         printf("%s: Warning - GSFIFO SCB %d invalid\n",
 453                                ahd_name(ahd), scbid);
 454                         continue;
 455                 }
 456                 /*
 457                  * Determine if this transaction is still active in
 458                  * any FIFO.  If it is, we must flush that FIFO to
 459                  * the host before completing the  command.
 460                  */
 461                 fifo_mode = 0;
 462 rescan_fifos:
 463                 for (i = 0; i < 2; i++) {
 464                         /* Toggle to the other mode. */
 465                         fifo_mode ^= 1;
 466                         ahd_set_modes(ahd, fifo_mode, fifo_mode);
 467
 468                         if (ahd_scb_active_in_fifo(ahd, scb) == 0)
 469                                 continue;
 470
 471                         ahd_run_data_fifo(ahd, scb);
 472
 473                         /*
 474                          * Running this FIFO may cause a CFG4DATA for
 475                          * this same transaction to assert in the other
 476                          * FIFO or a new snapshot SAVEPTRS interrupt
 477                          * in this FIFO.  Even running a FIFO may not
 478                          * clear the transaction if we are still waiting
 479                          * for data to drain to the host. We must loop
 480                          * until the transaction is not active in either
 481                          * FIFO just to be sure.  Reset our loop counter
 482                          * so we will visit both FIFOs again before
 483                          * declaring this transaction finished.  We
 484                          * also delay a bit so that status has a chance
 485                          * to change before we look at this FIFO again.
 486                          */
 487                         ahd_delay(200);
 488                         goto rescan_fifos;
 489                 }
 490                 ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
 491                 ahd_set_scbptr(ahd, scbid);
 492                 if ((ahd_inb_scbram(ahd, SCB_SGPTR) & SG_LIST_NULL) == 0
 493                  && ((ahd_inb_scbram(ahd, SCB_SGPTR) & SG_FULL_RESID) != 0
 494                   || (ahd_inb_scbram(ahd, SCB_RESIDUAL_SGPTR)
 495                       & SG_LIST_NULL) != 0)) {
 496                         u_int comp_head;
 497
 498                         /*
 499                          * The transfer completed with a residual.
 500                          * Place this SCB on the complete DMA list
 501                          * so that we update our in-core copy of the
 502                          * SCB before completing the command.
 503                          */
 504                         ahd_outb(ahd, SCB_SCSI_STATUS, 0);
 505                         ahd_outb(ahd, SCB_SGPTR,
 506                                  ahd_inb_scbram(ahd, SCB_SGPTR)
 507                                  | SG_STATUS_VALID);
 508                         ahd_outw(ahd, SCB_TAG, scbid);
 509                         ahd_outw(ahd, SCB_NEXT_COMPLETE, SCB_LIST_NULL);
 510                         comp_head = ahd_inw(ahd, COMPLETE_DMA_SCB_HEAD);
 511                         if (SCBID_IS_NULL(comp_head)) {
 512                                 ahd_outw(ahd, COMPLETE_DMA_SCB_HEAD, scbid);
 513                                 ahd_outw(ahd, COMPLETE_DMA_SCB_TAIL, scbid);
 514                         } else {
 515                                 u_int tail;
 516
 517                                 tail = ahd_inw(ahd, COMPLETE_DMA_SCB_TAIL);
 518                                 ahd_set_scbptr(ahd, tail);
 519                                 ahd_outw(ahd, SCB_NEXT_COMPLETE, scbid);
 520                                 ahd_outw(ahd, COMPLETE_DMA_SCB_TAIL, scbid);
 521                                 ahd_set_scbptr(ahd, scbid);
 522                         }
 523                 } else
 524                         ahd_complete_scb(ahd, scb);
 525         }
 526         ahd_set_scbptr(ahd, saved_scbptr);
 527
 528         /*
 529          * Setup for command channel portion of flush.
 530          */
 531         ahd_set_modes(ahd, AHD_MODE_CCHAN, AHD_MODE_CCHAN);
 532
 533         /*
 534          * Wait for any inprogress DMA to complete and clear DMA state
 535          * if this if for an SCB in the qinfifo.
 536          */
 537         while (((ccscbctl = ahd_inb(ahd, CCSCBCTL)) & (CCARREN|CCSCBEN)) != 0) {
 538
 539                 if ((ccscbctl & (CCSCBDIR|CCARREN)) == (CCSCBDIR|CCARREN)) {
 540                         if ((ccscbctl & ARRDONE) != 0)
 541                                 break;
 542                 } else if ((ccscbctl & CCSCBDONE) != 0)
 543                         break;
 544                 ahd_delay(200);
 545         }
 546         /*
 547          * We leave the sequencer to cleanup in the case of DMA's to
 548          * update the qoutfifo.  In all other cases (DMA's to the
 549          * chip or a push of an SCB from the COMPLETE_DMA_SCB list),
 550          * we disable the DMA engine so that the sequencer will not
 551          * attempt to handle the DMA completion.
 552          */
 553         if ((ccscbctl & CCSCBDIR) != 0 || (ccscbctl & ARRDONE) != 0)
 554                 ahd_outb(ahd, CCSCBCTL, ccscbctl & ~(CCARREN|CCSCBEN));
 555
 556         /*
 557          * Complete any SCBs that just finished
 558          * being DMA'ed into the qoutfifo.
 559          */
 560         ahd_run_qoutfifo(ahd);
 561
 562         saved_scbptr = ahd_get_scbptr(ahd);
 563         /*
 564          * Manually update/complete any completed SCBs that are waiting to be
 565          * DMA'ed back up to the host.
 566          */
 567         scbid = ahd_inw(ahd, COMPLETE_DMA_SCB_HEAD);
 568         while (!SCBID_IS_NULL(scbid)) {
 569                 uint8_t *hscb_ptr;
 570                 u_int    i;
 571
 572                 ahd_set_scbptr(ahd, scbid);
 573                 next_scbid = ahd_inw_scbram(ahd, SCB_NEXT_COMPLETE);
 574                 scb = ahd_lookup_scb(ahd, scbid);
 575                 if (scb == NULL) {
 576                         printf("%s: Warning - DMA-up and complete "
 577                                "SCB %d invalid\n", ahd_name(ahd), scbid);
 578                         continue;
 579                 }
 580                 hscb_ptr = (uint8_t *)scb->hscb;
 581                 for (i = 0; i < sizeof(struct hardware_scb); i++)
 582                         *hscb_ptr++ = ahd_inb_scbram(ahd, SCB_BASE + i);
 583
 584                 ahd_complete_scb(ahd, scb);
 585                 scbid = next_scbid;
 586         }
 587         ahd_outw(ahd, COMPLETE_DMA_SCB_HEAD, SCB_LIST_NULL);
 588         ahd_outw(ahd, COMPLETE_DMA_SCB_TAIL, SCB_LIST_NULL);
 589
 590         scbid = ahd_inw(ahd, COMPLETE_ON_QFREEZE_HEAD);
 591         while (!SCBID_IS_NULL(scbid)) {
 592
 593                 ahd_set_scbptr(ahd, scbid);
 594                 next_scbid = ahd_inw_scbram(ahd, SCB_NEXT_COMPLETE);
 595                 scb = ahd_lookup_scb(ahd, scbid);
 596                 if (scb == NULL) {
 597                         printf("%s: Warning - Complete Qfrz SCB %d invalid\n",
 598                                ahd_name(ahd), scbid);
 599                         continue;
 600                 }
 601
 602                 ahd_complete_scb(ahd, scb);
 603                 scbid = next_scbid;
 604         }
 605         ahd_outw(ahd, COMPLETE_ON_QFREEZE_HEAD, SCB_LIST_NULL);
 606
 607         scbid = ahd_inw(ahd, COMPLETE_SCB_HEAD);
 608         while (!SCBID_IS_NULL(scbid)) {
 609
 610                 ahd_set_scbptr(ahd, scbid);
 611                 next_scbid = ahd_inw_scbram(ahd, SCB_NEXT_COMPLETE);
 612                 scb = ahd_lookup_scb(ahd, scbid);
 613                 if (scb == NULL) {
 614                         printf("%s: Warning - Complete SCB %d invalid\n",
 615                                ahd_name(ahd), scbid);
 616                         continue;
 617                 }
 618
 619                 ahd_complete_scb(ahd, scb);
 620                 scbid = next_scbid;
 621         }
 622         ahd_outw(ahd, COMPLETE_SCB_HEAD, SCB_LIST_NULL);
 623
 624         /*
 625          * Restore state.
 626          */
 627         ahd_set_scbptr(ahd, saved_scbptr);
 628         ahd_restore_modes(ahd, saved_modes);
 629         ahd->flags |= AHD_UPDATE_PEND_CMDS;
 630 }
 631
 632 /*
 633  * Determine if an SCB for a packetized transaction
 634  * is active in a FIFO.
 635  */
 636 static int
 637 ahd_scb_active_in_fifo(struct ahd_softc *ahd, struct scb *scb)
 638 {
 639
 640         /*
 641          * The FIFO is only active for our transaction if
 642          * the SCBPTR matches the SCB's ID and the firmware
 643          * has installed a handler for the FIFO or we have
 644          * a pending SAVEPTRS or CFG4DATA interrupt.
 645          */
 646         if (ahd_get_scbptr(ahd) != SCB_GET_TAG(scb)
 647          || ((ahd_inb(ahd, LONGJMP_ADDR+1) & INVALID_ADDR) != 0
 648           && (ahd_inb(ahd, SEQINTSRC) & (CFG4DATA|SAVEPTRS)) == 0))
 649                 return (0);
 650
 651         return (1);
 652 }
 653
 654 /*
 655  * Run a data fifo to completion for a transaction we know
 656  * has completed across the SCSI bus (good status has been
 657  * received).  We are already set to the correct FIFO mode
 658  * on entry to this routine.
 659  *
 660  * This function attempts to operate exactly as the firmware
 661  * would when running this FIFO.  Care must be taken to update
 662  * this routine any time the firmware's FIFO algorithm is
 663  * changed.
 664  */
 665 static void
 666 ahd_run_data_fifo(struct ahd_softc *ahd, struct scb *scb)
 667 {
 668         u_int seqintsrc;
 669
 670         seqintsrc = ahd_inb(ahd, SEQINTSRC);
 671         if ((seqintsrc & CFG4DATA) != 0) {
 672                 uint32_t datacnt;
 673                 uint32_t sgptr;
 674
 675                 /*
 676                  * Clear full residual flag.
 677                  */
 678                 sgptr = ahd_inl_scbram(ahd, SCB_SGPTR) & ~SG_FULL_RESID;
 679                 ahd_outb(ahd, SCB_SGPTR, sgptr);
 680
 681                 /*
 682                  * Load datacnt and address.
 683                  */
 684                 datacnt = ahd_inl_scbram(ahd, SCB_DATACNT);
 685                 if ((datacnt & AHD_DMA_LAST_SEG) != 0) {
 686                         sgptr |= LAST_SEG;
 687                         ahd_outb(ahd, SG_STATE, 0);
 688                 } else
 689                         ahd_outb(ahd, SG_STATE, LOADING_NEEDED);
 690                 ahd_outq(ahd, HADDR, ahd_inq_scbram(ahd, SCB_DATAPTR));
 691                 ahd_outl(ahd, HCNT, datacnt & AHD_SG_LEN_MASK);
 692                 ahd_outb(ahd, SG_CACHE_PRE, sgptr);
 693                 ahd_outb(ahd, DFCNTRL, PRELOADEN|SCSIEN|HDMAEN);
 694
 695                 /*
 696                  * Initialize Residual Fields.
 697                  */
 698                 ahd_outb(ahd, SCB_RESIDUAL_DATACNT+3, datacnt >> 24);
 699                 ahd_outl(ahd, SCB_RESIDUAL_SGPTR, sgptr & SG_PTR_MASK);
 700
 701                 /*
 702                  * Mark the SCB as having a FIFO in use.
 703                  */
 704                 ahd_outb(ahd, SCB_FIFO_USE_COUNT,
 705                          ahd_inb_scbram(ahd, SCB_FIFO_USE_COUNT) + 1);
 706
 707                 /*
 708                  * Install a "fake" handler for this FIFO.
 709                  */
 710                 ahd_outw(ahd, LONGJMP_ADDR, 0);
 711
 712                 /*
 713                  * Notify the hardware that we have satisfied
 714                  * this sequencer interrupt.
 715                  */
 716                 ahd_outb(ahd, CLRSEQINTSRC, CLRCFG4DATA);
 717         } else if ((seqintsrc & SAVEPTRS) != 0) {
 718                 uint32_t sgptr;
 719                 uint32_t resid;
 720
 721                 if ((ahd_inb(ahd, LONGJMP_ADDR+1)&INVALID_ADDR) != 0) {
 722                         /*
 723                          * Snapshot Save Pointers.  All that
 724                          * is necessary to clear the snapshot
 725                          * is a CLRCHN.
 726                          */
 727                         goto clrchn;
 728                 }
 729
 730                 /*
 731                  * Disable S/G fetch so the DMA engine
 732                  * is available to future users.
 733                  */
 734                 if ((ahd_inb(ahd, SG_STATE) & FETCH_INPROG) != 0)
 735                         ahd_outb(ahd, CCSGCTL, 0);
 736                 ahd_outb(ahd, SG_STATE, 0);
 737
 738                 /*
 739                  * Flush the data FIFO.  Strickly only
 740                  * necessary for Rev A parts.
 741                  */
 742                 ahd_outb(ahd, DFCNTRL, ahd_inb(ahd, DFCNTRL) | FIFOFLUSH);
 743
 744                 /*
 745                  * Calculate residual.
 746                  */
 747                 sgptr = ahd_inl_scbram(ahd, SCB_RESIDUAL_SGPTR);
 748                 resid = ahd_inl(ahd, SHCNT);
 749                 resid |= ahd_inb_scbram(ahd, SCB_RESIDUAL_DATACNT+3) << 24;
 750                 ahd_outl(ahd, SCB_RESIDUAL_DATACNT, resid);
 751                 if ((ahd_inb(ahd, SG_CACHE_SHADOW) & LAST_SEG) == 0) {
 752                         /*
 753                          * Must back up to the correct S/G element.
 754                          * Typically this just means resetting our
 755                          * low byte to the offset in the SG_CACHE,
 756                          * but if we wrapped, we have to correct
 757                          * the other bytes of the sgptr too.
 758                          */
 759                         if ((ahd_inb(ahd, SG_CACHE_SHADOW) & 0x80) != 0
 760                          && (sgptr & 0x80) == 0)
 761                                 sgptr -= 0x100;
 762                         sgptr &= ~0xFF;
 763                         sgptr |= ahd_inb(ahd, SG_CACHE_SHADOW)
 764                                & SG_ADDR_MASK;
 765                         ahd_outl(ahd, SCB_RESIDUAL_SGPTR, sgptr);
 766                         ahd_outb(ahd, SCB_RESIDUAL_DATACNT + 3, 0);
 767                 } else if ((resid & AHD_SG_LEN_MASK) == 0) {
 768                         ahd_outb(ahd, SCB_RESIDUAL_SGPTR,
 769                                  sgptr | SG_LIST_NULL);
 770                 }
 771                 /*
 772                  * Save Pointers.
 773                  */
 774                 ahd_outq(ahd, SCB_DATAPTR, ahd_inq(ahd, SHADDR));
 775                 ahd_outl(ahd, SCB_DATACNT, resid);
 776                 ahd_outl(ahd, SCB_SGPTR, sgptr);
 777                 ahd_outb(ahd, CLRSEQINTSRC, CLRSAVEPTRS);
 778                 ahd_outb(ahd, SEQIMODE,
 779                          ahd_inb(ahd, SEQIMODE) | ENSAVEPTRS);
 780                 /*
 781                  * If the data is to the SCSI bus, we are
 782                  * done, otherwise wait for FIFOEMP.
 783                  */
 784                 if ((ahd_inb(ahd, DFCNTRL) & DIRECTION) != 0)
 785                         goto clrchn;
 786         } else if ((ahd_inb(ahd, SG_STATE) & LOADING_NEEDED) != 0) {
 787                 uint32_t sgptr;
 788                 uint64_t data_addr;
 789                 uint32_t data_len;
 790                 u_int    dfcntrl;
 791
 792                 /*
 793                  * Disable S/G fetch so the DMA engine
 794                  * is available to future users.  We won't
 795                  * be using the DMA engine to load segments.
 796                  */
 797                 if ((ahd_inb(ahd, SG_STATE) & FETCH_INPROG) != 0) {
 798                         ahd_outb(ahd, CCSGCTL, 0);
 799                         ahd_outb(ahd, SG_STATE, LOADING_NEEDED);
 800                 }
 801
 802                 /*
 803                  * Wait for the DMA engine to notice that the
 804                  * host transfer is enabled and that there is
 805                  * space in the S/G FIFO for new segments before
 806                  * loading more segments.
 807                  */
 808                 if ((ahd_inb(ahd, DFSTATUS) & PRELOAD_AVAIL) != 0
 809                  && (ahd_inb(ahd, DFCNTRL) & HDMAENACK) != 0) {
 810
 811                         /*
 812                          * Determine the offset of the next S/G
 813                          * element to load.
 814                          */
 815                         sgptr = ahd_inl_scbram(ahd, SCB_RESIDUAL_SGPTR);
 816                         sgptr &= SG_PTR_MASK;
 817                         if ((ahd->flags & AHD_64BIT_ADDRESSING) != 0) {
 818                                 struct ahd_dma64_seg *sg;
 819
 820                                 sg = ahd_sg_bus_to_virt(ahd, scb, sgptr);
 821                                 data_addr = sg->addr;
 822                                 data_len = sg->len;
 823                                 sgptr += sizeof(*sg);
 824                         } else {
 825                                 struct  ahd_dma_seg *sg;
 826
 827                                 sg = ahd_sg_bus_to_virt(ahd, scb, sgptr);
 828                                 data_addr = sg->len & AHD_SG_HIGH_ADDR_MASK;
 829                                 data_addr <<= 8;
 830                                 data_addr |= sg->addr;
 831                                 data_len = sg->len;
 832                                 sgptr += sizeof(*sg);
 833                         }
 834
 835                         /*
 836                          * Update residual information.
 837                          */
 838                         ahd_outb(ahd, SCB_RESIDUAL_DATACNT+3, data_len >> 24);
 839                         ahd_outl(ahd, SCB_RESIDUAL_SGPTR, sgptr);
 840
 841                         /*
 842                          * Load the S/G.
 843                          */
 844                         if (data_len & AHD_DMA_LAST_SEG) {
 845                                 sgptr |= LAST_SEG;
 846                                 ahd_outb(ahd, SG_STATE, 0);
 847                         }
 848                         ahd_outq(ahd, HADDR, data_addr);
 849                         ahd_outl(ahd, HCNT, data_len & AHD_SG_LEN_MASK);
 850                         ahd_outb(ahd, SG_CACHE_PRE, sgptr & 0xFF);
 851
 852                         /*
 853                          * Advertise the segment to the hardware.
 854                          */
 855                         dfcntrl = ahd_inb(ahd, DFCNTRL)|PRELOADEN|HDMAEN;
 856                         if ((ahd->features & AHD_NEW_DFCNTRL_OPTS) != 0) {
 857                                 /*
 858                                  * Use SCSIENWRDIS so that SCSIEN
 859                                  * is never modified by this
 860                                  * operation.
 861                                  */
 862                                 dfcntrl |= SCSIENWRDIS;
 863                         }
 864                         ahd_outb(ahd, DFCNTRL, dfcntrl);
 865                 }
 866         } else if ((ahd_inb(ahd, SG_CACHE_SHADOW) & LAST_SEG_DONE) != 0) {
 867
 868                 /*
 869                  * Transfer completed to the end of SG list
 870                  * and has flushed to the host.
 871                  */
 872                 ahd_outb(ahd, SCB_SGPTR,
 873                          ahd_inb_scbram(ahd, SCB_SGPTR) | SG_LIST_NULL);
 874                 goto clrchn;
 875         } else if ((ahd_inb(ahd, DFSTATUS) & FIFOEMP) != 0) {
 876 clrchn:
 877                 /*
 878                  * Clear any handler for this FIFO, decrement
 879                  * the FIFO use count for the SCB, and release
 880                  * the FIFO.
 881                  */
 882                 ahd_outb(ahd, LONGJMP_ADDR + 1, INVALID_ADDR);
 883                 ahd_outb(ahd, SCB_FIFO_USE_COUNT,
 884                          ahd_inb_scbram(ahd, SCB_FIFO_USE_COUNT) - 1);
 885                 ahd_outb(ahd, DFFSXFRCTL, CLRCHN);
 886         }
 887 }
 888
 889 /*
 890  * Look for entries in the QoutFIFO that have completed.
 891  * The valid_tag completion field indicates the validity
 892  * of the entry - the valid value toggles each time through
 893  * the queue. We use the sg_status field in the completion
 894  * entry to avoid referencing the hscb if the completion
 895  * occurred with no errors and no residual.  sg_status is
 896  * a copy of the first byte (little endian) of the sgptr
 897  * hscb field.
 898  */
 899 void
 900 ahd_run_qoutfifo(struct ahd_softc *ahd)
 901 {
 902         struct ahd_completion *completion;
 903         struct scb *scb;
 904         u_int  scb_index;
 905
 906         if ((ahd->flags & AHD_RUNNING_QOUTFIFO) != 0)
 907                 panic("ahd_run_qoutfifo recursion");
 908         ahd->flags |= AHD_RUNNING_QOUTFIFO;
 909         ahd_sync_qoutfifo(ahd, BUS_DMASYNC_POSTREAD);
 910         for (;;) {
 911                 completion = &ahd->qoutfifo[ahd->qoutfifonext];
 912
 913                 if (completion->valid_tag != ahd->qoutfifonext_valid_tag)
 914                         break;
 915
 916                 scb_index = ahd_le16toh(completion->tag);
 917                 scb = ahd_lookup_scb(ahd, scb_index);
 918                 if (scb == NULL) {
 919                         printf("%s: WARNING no command for scb %d "
 920                                "(cmdcmplt)\nQOUTPOS = %d\n",
 921                                ahd_name(ahd), scb_index,
 922                                ahd->qoutfifonext);
 923                         ahd_dump_card_state(ahd);
 924                 } else if ((completion->sg_status & SG_STATUS_VALID) != 0) {
 925                         ahd_handle_scb_status(ahd, scb);
 926                 } else {
 927                         ahd_done(ahd, scb);
 928                 }
 929
 930                 ahd->qoutfifonext = (ahd->qoutfifonext+1) & (AHD_QOUT_SIZE-1);
 931                 if (ahd->qoutfifonext == 0)
 932                         ahd->qoutfifonext_valid_tag ^= QOUTFIFO_ENTRY_VALID;
 933         }
 934         ahd->flags &= ~AHD_RUNNING_QOUTFIFO;
 935 }
 936
 937 /************************* Interrupt Handling *********************************/
 938 void
 939 ahd_handle_hwerrint(struct ahd_softc *ahd)
 940 {
 941         /*
 942          * Some catastrophic hardware error has occurred.
 943          * Print it for the user and disable the controller.
 944          */
 945         int i;
 946         int error;
 947
 948         error = ahd_inb(ahd, ERROR);
 949         for (i = 0; i < num_errors; i++) {
 950                 if ((error & ahd_hard_errors[i].errno) != 0)
 951                         printf("%s: hwerrint, %s\n",
 952                                ahd_name(ahd), ahd_hard_errors[i].errmesg);
 953         }
 954
 955         ahd_dump_card_state(ahd);
 956         panic("BRKADRINT");
 957
 958         /* Tell everyone that this HBA is no longer available */
 959         ahd_abort_scbs(ahd, CAM_TARGET_WILDCARD, ALL_CHANNELS,
 960                        CAM_LUN_WILDCARD, SCB_LIST_NULL, ROLE_UNKNOWN,
 961                        CAM_NO_HBA);
 962
 963         /* Tell the system that this controller has gone away. */
 964         ahd_free(ahd);
 965 }
 966
 967 #ifdef AHD_DEBUG
 968 static void
 969 ahd_dump_sglist(struct scb *scb)
 970 {
 971         int i;
 972
 973         if (scb->sg_count > 0) {
 974                 if ((scb->ahd_softc->flags & AHD_64BIT_ADDRESSING) != 0) {
 975                         struct ahd_dma64_seg *sg_list;
 976
 977                         sg_list = (struct ahd_dma64_seg*)scb->sg_list;
 978                         for (i = 0; i < scb->sg_count; i++) {
 979                                 uint64_t addr;
 980                                 uint32_t len;
 981
 982                                 addr = ahd_le64toh(sg_list[i].addr);
 983                                 len = ahd_le32toh(sg_list[i].len);
 984                                 printf("sg[%d] - Addr 0x%x%x : Length %d%s\n",
 985                                        i,
 986                                        (uint32_t)((addr >> 32) & 0xFFFFFFFF),
 987                                        (uint32_t)(addr & 0xFFFFFFFF),
 988                                        sg_list[i].len & AHD_SG_LEN_MASK,
 989                                        (sg_list[i].len & AHD_DMA_LAST_SEG)
 990                                      ? " Last" : "");
 991                         }
 992                 } else {
 993                         struct ahd_dma_seg *sg_list;
 994
 995                         sg_list = (struct ahd_dma_seg*)scb->sg_list;
 996                         for (i = 0; i < scb->sg_count; i++) {
 997                                 uint32_t len;
 998
 999                                 len = ahd_le32toh(sg_list[i].len);
1000                                 printf("sg[%d] - Addr 0x%x%x : Length %d%s\n",
1001                                        i,
1002                                        (len & AHD_SG_HIGH_ADDR_MASK) >> 24,
1003                                        ahd_le32toh(sg_list[i].addr),
1004                                        len & AHD_SG_LEN_MASK,
1005                                        len & AHD_DMA_LAST_SEG ? " Last" : "");
1006                         }
1007                 }
1008         }
1009 }
1010 #endif  /*  AHD_DEBUG  */
1011
1012 void
1013 ahd_handle_seqint(struct ahd_softc *ahd, u_int intstat)
1014 {
1015         u_int seqintcode;
1016
1017         /*
1018          * Save the sequencer interrupt code and clear the SEQINT
1019          * bit. We will unpause the sequencer, if appropriate,
1020          * after servicing the request.
1021          */
1022         seqintcode = ahd_inb(ahd, SEQINTCODE);
1023         ahd_outb(ahd, CLRINT, CLRSEQINT);
1024         if ((ahd->bugs & AHD_INTCOLLISION_BUG) != 0) {
1025                 /*
1026                  * Unpause the sequencer and let it clear
1027                  * SEQINT by writing NO_SEQINT to it.  This
1028                  * will cause the sequencer to be paused again,
1029                  * which is the expected state of this routine.
1030                  */
1031                 ahd_unpause(ahd);
1032                 while (!ahd_is_paused(ahd))
1033                         ;
1034                 ahd_outb(ahd, CLRINT, CLRSEQINT);
1035         }
1036         ahd_update_modes(ahd);
1037 #ifdef AHD_DEBUG
1038         if ((ahd_debug & AHD_SHOW_MISC) != 0)
1039                 printf("%s: Handle Seqint Called for code %d\n",
1040                        ahd_name(ahd), seqintcode);
1041 #endif
1042         switch (seqintcode) {
1043         case ENTERING_NONPACK:
1044         {
1045                 struct  scb *scb;
1046                 u_int   scbid;
1047
1048                 AHD_ASSERT_MODES(ahd, ~(AHD_MODE_UNKNOWN_MSK|AHD_MODE_CFG_MSK),
1049                                  ~(AHD_MODE_UNKNOWN_MSK|AHD_MODE_CFG_MSK));
1050                 scbid = ahd_get_scbptr(ahd);
1051                 scb = ahd_lookup_scb(ahd, scbid);
1052                 if (scb == NULL) {
1053                         /*
1054                          * Somehow need to know if this
1055                          * is from a selection or reselection.
1056                          * From that, we can determine target
1057                          * ID so we at least have an I_T nexus.
1058                          */
1059                 } else {
1060                         ahd_outb(ahd, SAVED_SCSIID, scb->hscb->scsiid);
1061                         ahd_outb(ahd, SAVED_LUN, scb->hscb->lun);
1062                         ahd_outb(ahd, SEQ_FLAGS, 0x0);
1063                 }
1064                 if ((ahd_inb(ahd, LQISTAT2) & LQIPHASE_OUTPKT) != 0
1065                  && (ahd_inb(ahd, SCSISIGO) & ATNO) != 0) {
1066                         /*
1067                          * Phase change after read stream with
1068                          * CRC error with P0 asserted on last
1069                          * packet.
1070                          */
1071 #ifdef AHD_DEBUG
1072                         if ((ahd_debug & AHD_SHOW_RECOVERY) != 0)
1073                                 printf("%s: Assuming LQIPHASE_NLQ with "
1074                                        "P0 assertion\n", ahd_name(ahd));
1075 #endif
1076                 }
1077 #ifdef AHD_DEBUG
1078                 if ((ahd_debug & AHD_SHOW_RECOVERY) != 0)
1079                         printf("%s: Entering NONPACK\n", ahd_name(ahd));
1080 #endif
1081                 break;
1082         }
1083         case INVALID_SEQINT:
1084                 printf("%s: Invalid Sequencer interrupt occurred, "
1085                        "resetting channel.\n",
1086                        ahd_name(ahd));
1087 #ifdef AHD_DEBUG
1088                 if ((ahd_debug & AHD_SHOW_RECOVERY) != 0)
1089                         ahd_dump_card_state(ahd);
1090 #endif
1091                 ahd_reset_channel(ahd, 'A', /*Initiate Reset*/TRUE);
1092                 break;
1093         case STATUS_OVERRUN:
1094         {
1095                 struct  scb *scb;
1096                 u_int   scbid;
1097
1098                 scbid = ahd_get_scbptr(ahd);
1099                 scb = ahd_lookup_scb(ahd, scbid);
1100                 if (scb != NULL)
1101                         ahd_print_path(ahd, scb);
1102                 else
1103                         printf("%s: ", ahd_name(ahd));
1104                 printf("SCB %d Packetized Status Overrun", scbid);
1105                 ahd_dump_card_state(ahd);
1106                 ahd_reset_channel(ahd, 'A', /*Initiate Reset*/TRUE);
1107                 break;
1108         }
1109         case CFG4ISTAT_INTR:
1110         {
1111                 struct  scb *scb;
1112                 u_int   scbid;
1113
1114                 scbid = ahd_get_scbptr(ahd);
1115                 scb = ahd_lookup_scb(ahd, scbid);
1116                 if (scb == NULL) {
1117                         ahd_dump_card_state(ahd);
1118                         printf("CFG4ISTAT: Free SCB %d referenced", scbid);
1119                         panic("For safety");
1120                 }
1121                 ahd_outq(ahd, HADDR, scb->sense_busaddr);
1122                 ahd_outw(ahd, HCNT, AHD_SENSE_BUFSIZE);
1123                 ahd_outb(ahd, HCNT + 2, 0);
1124                 ahd_outb(ahd, SG_CACHE_PRE, SG_LAST_SEG);
1125                 ahd_outb(ahd, DFCNTRL, PRELOADEN|SCSIEN|HDMAEN);
1126                 break;
1127         }
1128         case ILLEGAL_PHASE:
1129         {
1130                 u_int bus_phase;
1131
1132                 bus_phase = ahd_inb(ahd, SCSISIGI) & PHASE_MASK;
1133                 printf("%s: ILLEGAL_PHASE 0x%x\n",
1134                        ahd_name(ahd), bus_phase);
1135
1136                 switch (bus_phase) {
1137                 case P_DATAOUT:
1138                 case P_DATAIN:
1139                 case P_DATAOUT_DT:
1140                 case P_DATAIN_DT:
1141                 case P_MESGOUT:
1142                 case P_STATUS:
1143                 case P_MESGIN:
1144                         ahd_reset_channel(ahd, 'A', /*Initiate Reset*/TRUE);
1145                         printf("%s: Issued Bus Reset.\n", ahd_name(ahd));
1146                         break;
1147                 case P_COMMAND:
1148                 {
1149                         struct  ahd_devinfo devinfo;
1150                         struct  scb *scb;
1151                         struct  ahd_initiator_tinfo *targ_info;
1152                         struct  ahd_tmode_tstate *tstate;
1153                         struct  ahd_transinfo *tinfo;
1154                         u_int   scbid;
1155
1156                         /*
1157                          * If a target takes us into the command phase
1158                          * assume that it has been externally reset and
1159                          * has thus lost our previous packetized negotiation
1160                          * agreement.  Since we have not sent an identify
1161                          * message and may not have fully qualified the
1162                          * connection, we change our command to TUR, assert
1163                          * ATN and ABORT the task when we go to message in
1164                          * phase.  The OSM will see the REQUEUE_REQUEST
1165                          * status and retry the command.
1166                          */
1167                         scbid = ahd_get_scbptr(ahd);
1168                         scb = ahd_lookup_scb(ahd, scbid);
1169                         if (scb == NULL) {
1170                                 printf("Invalid phase with no valid SCB.  "
1171                                        "Resetting bus.\n");
1172                                 ahd_reset_channel(ahd, 'A',
1173                                                   /*Initiate Reset*/TRUE);
1174                                 break;
1175                         }
1176                         ahd_compile_devinfo(&devinfo, SCB_GET_OUR_ID(scb),
1177                                             SCB_GET_TARGET(ahd, scb),
1178                                             SCB_GET_LUN(scb),
1179                                             SCB_GET_CHANNEL(ahd, scb),
1180                                             ROLE_INITIATOR);
1181                         targ_info = ahd_fetch_transinfo(ahd,
1182                                                         devinfo.channel,
1183                                                         devinfo.our_scsiid,
1184                                                         devinfo.target,
1185                                                         &tstate);
1186                         tinfo = &targ_info->curr;
1187                         ahd_set_width(ahd, &devinfo, MSG_EXT_WDTR_BUS_8_BIT,
1188                                       AHD_TRANS_ACTIVE, /*paused*/TRUE);
1189                         ahd_set_syncrate(ahd, &devinfo, /*period*/0,
1190                                          /*offset*/0, /*ppr_options*/0,
1191                                          AHD_TRANS_ACTIVE, /*paused*/TRUE);
1192                         /* Hand-craft TUR command */
1193                         ahd_outb(ahd, SCB_CDB_STORE, 0);
1194                         ahd_outb(ahd, SCB_CDB_STORE+1, 0);
1195                         ahd_outb(ahd, SCB_CDB_STORE+2, 0);
1196                         ahd_outb(ahd, SCB_CDB_STORE+3, 0);
1197                         ahd_outb(ahd, SCB_CDB_STORE+4, 0);
1198                         ahd_outb(ahd, SCB_CDB_STORE+5, 0);
1199                         ahd_outb(ahd, SCB_CDB_LEN, 6);
1200                         scb->hscb->control &= ~(TAG_ENB|SCB_TAG_TYPE);
1201                         scb->hscb->control |= MK_MESSAGE;
1202                         ahd_outb(ahd, SCB_CONTROL, scb->hscb->control);
1203                         ahd_outb(ahd, MSG_OUT, HOST_MSG);
1204                         ahd_outb(ahd, SAVED_SCSIID, scb->hscb->scsiid);
1205                         /*
1206                          * The lun is 0, regardless of the SCB's lun
1207                          * as we have not sent an identify message.
1208                          */
1209                         ahd_outb(ahd, SAVED_LUN, 0);
1210                         ahd_outb(ahd, SEQ_FLAGS, 0);
1211                         ahd_assert_atn(ahd);
1212                         scb->flags &= ~SCB_PACKETIZED;
1213                         scb->flags |= SCB_ABORT|SCB_EXTERNAL_RESET;
1214                         ahd_freeze_devq(ahd, scb);
1215                         ahd_set_transaction_status(scb, CAM_REQUEUE_REQ);
1216                         ahd_freeze_scb(scb);
1217
1218                         /* Notify XPT */
1219                         ahd_send_async(ahd, devinfo.channel, devinfo.target,
1220                                        CAM_LUN_WILDCARD, AC_SENT_BDR);
1221
1222                         /*
1223                          * Allow the sequencer to continue with
1224                          * non-pack processing.
1225                          */
1226                         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
1227                         ahd_outb(ahd, CLRLQOINT1, CLRLQOPHACHGINPKT);
1228                         if ((ahd->bugs & AHD_CLRLQO_AUTOCLR_BUG) != 0) {
1229                                 ahd_outb(ahd, CLRLQOINT1, 0);
1230                         }
1231 #ifdef AHD_DEBUG
1232                         if ((ahd_debug & AHD_SHOW_RECOVERY) != 0) {
1233                                 ahd_print_path(ahd, scb);
1234                                 printf("Unexpected command phase from "
1235                                        "packetized target\n");
1236                         }
1237 #endif
1238                         break;
1239                 }
1240                 }
1241                 break;
1242         }
1243         case CFG4OVERRUN:
1244         {
1245                 struct  scb *scb;
1246                 u_int   scb_index;
1247
1248 #ifdef AHD_DEBUG
1249                 if ((ahd_debug & AHD_SHOW_RECOVERY) != 0) {
1250                         printf("%s: CFG4OVERRUN mode = %x\n", ahd_name(ahd),
1251                                ahd_inb(ahd, MODE_PTR));
1252                 }
1253 #endif
1254                 scb_index = ahd_get_scbptr(ahd);
1255                 scb = ahd_lookup_scb(ahd, scb_index);
1256                 if (scb == NULL) {
1257                         /*
1258                          * Attempt to transfer to an SCB that is
1259                          * not outstanding.
1260                          */
1261                         ahd_assert_atn(ahd);
1262                         ahd_outb(ahd, MSG_OUT, HOST_MSG);
1263                         ahd->msgout_buf[0] = MSG_ABORT_TASK;
1264                         ahd->msgout_len = 1;
1265                         ahd->msgout_index = 0;
1266                         ahd->msg_type = MSG_TYPE_INITIATOR_MSGOUT;
1267                         /*
1268                          * Clear status received flag to prevent any
1269                          * attempt to complete this bogus SCB.
1270                          */
1271                         ahd_outb(ahd, SCB_CONTROL,
1272                                  ahd_inb_scbram(ahd, SCB_CONTROL)
1273                                  & ~STATUS_RCVD);
1274                 }
1275                 break;
1276         }
1277         case DUMP_CARD_STATE:
1278         {
1279                 ahd_dump_card_state(ahd);
1280                 break;
1281         }
1282         case PDATA_REINIT:
1283         {
1284 #ifdef AHD_DEBUG
1285                 if ((ahd_debug & AHD_SHOW_RECOVERY) != 0) {
1286                         printf("%s: PDATA_REINIT - DFCNTRL = 0x%x "
1287                                "SG_CACHE_SHADOW = 0x%x\n",
1288                                ahd_name(ahd), ahd_inb(ahd, DFCNTRL),
1289                                ahd_inb(ahd, SG_CACHE_SHADOW));
1290                 }
1291 #endif
1292                 ahd_reinitialize_dataptrs(ahd);
1293                 break;
1294         }
1295         case HOST_MSG_LOOP:
1296         {
1297                 struct ahd_devinfo devinfo;
1298
1299                 /*
1300                  * The sequencer has encountered a message phase
1301                  * that requires host assistance for completion.
1302                  * While handling the message phase(s), we will be
1303                  * notified by the sequencer after each byte is
1304                  * transfered so we can track bus phase changes.
1305                  *
1306                  * If this is the first time we've seen a HOST_MSG_LOOP
1307                  * interrupt, initialize the state of the host message
1308                  * loop.
1309                  */
1310                 ahd_fetch_devinfo(ahd, &devinfo);
1311                 if (ahd->msg_type == MSG_TYPE_NONE) {
1312                         struct scb *scb;
1313                         u_int scb_index;
1314                         u_int bus_phase;
1315
1316                         bus_phase = ahd_inb(ahd, SCSISIGI) & PHASE_MASK;
1317                         if (bus_phase != P_MESGIN
1318                          && bus_phase != P_MESGOUT) {
1319                                 printf("ahd_intr: HOST_MSG_LOOP bad "
1320                                        "phase 0x%x\n", bus_phase);
1321                                 /*
1322                                  * Probably transitioned to bus free before
1323                                  * we got here.  Just punt the message.
1324                                  */
1325                                 ahd_dump_card_state(ahd);
1326                                 ahd_clear_intstat(ahd);
1327                                 ahd_restart(ahd);
1328                                 return;
1329                         }
1330
1331                         scb_index = ahd_get_scbptr(ahd);
1332                         scb = ahd_lookup_scb(ahd, scb_index);
1333                         if (devinfo.role == ROLE_INITIATOR) {
1334                                 if (bus_phase == P_MESGOUT)
1335                                         ahd_setup_initiator_msgout(ahd,
1336                                                                    &devinfo,
1337                                                                    scb);
1338                                 else {
1339                                         ahd->msg_type =
1340                                             MSG_TYPE_INITIATOR_MSGIN;
1341                                         ahd->msgin_index = 0;
1342                                 }
1343                         }
1344 #ifdef AHD_TARGET_MODE
1345                         else {
1346                                 if (bus_phase == P_MESGOUT) {
1347                                         ahd->msg_type =
1348                                             MSG_TYPE_TARGET_MSGOUT;
1349                                         ahd->msgin_index = 0;
1350                                 }
1351                                 else
1352                                         ahd_setup_target_msgin(ahd,
1353                                                                &devinfo,
1354                                                                scb);
1355                         }
1356 #endif
1357                 }
1358
1359                 ahd_handle_message_phase(ahd);
1360                 break;
1361         }
1362         case NO_MATCH:
1363         {
1364                 /* Ensure we don't leave the selection hardware on */
1365                 AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
1366                 ahd_outb(ahd, SCSISEQ0, ahd_inb(ahd, SCSISEQ0) & ~ENSELO);
1367
1368                 printf("%s:%c:%d: no active SCB for reconnecting "
1369                        "target - issuing BUS DEVICE RESET\n",
1370                        ahd_name(ahd), 'A', ahd_inb(ahd, SELID) >> 4);
1371                 printf("SAVED_SCSIID == 0x%x, SAVED_LUN == 0x%x, "
1372                        "REG0 == 0x%x ACCUM = 0x%x\n",
1373                        ahd_inb(ahd, SAVED_SCSIID), ahd_inb(ahd, SAVED_LUN),
1374                        ahd_inw(ahd, REG0), ahd_inb(ahd, ACCUM));
1375                 printf("SEQ_FLAGS == 0x%x, SCBPTR == 0x%x, BTT == 0x%x, "
1376                        "SINDEX == 0x%x\n",
1377                        ahd_inb(ahd, SEQ_FLAGS), ahd_get_scbptr(ahd),
1378                        ahd_find_busy_tcl(ahd,
1379                                          BUILD_TCL(ahd_inb(ahd, SAVED_SCSIID),
1380                                                    ahd_inb(ahd, SAVED_LUN))),
1381                        ahd_inw(ahd, SINDEX));
1382                 printf("SELID == 0x%x, SCB_SCSIID == 0x%x, SCB_LUN == 0x%x, "
1383                        "SCB_CONTROL == 0x%x\n",
1384                        ahd_inb(ahd, SELID), ahd_inb_scbram(ahd, SCB_SCSIID),
1385                        ahd_inb_scbram(ahd, SCB_LUN),
1386                        ahd_inb_scbram(ahd, SCB_CONTROL));
1387                 printf("SCSIBUS[0] == 0x%x, SCSISIGI == 0x%x\n",
1388                        ahd_inb(ahd, SCSIBUS), ahd_inb(ahd, SCSISIGI));
1389                 printf("SXFRCTL0 == 0x%x\n", ahd_inb(ahd, SXFRCTL0));
1390                 printf("SEQCTL0 == 0x%x\n", ahd_inb(ahd, SEQCTL0));
1391                 ahd_dump_card_state(ahd);
1392                 ahd->msgout_buf[0] = MSG_BUS_DEV_RESET;
1393                 ahd->msgout_len = 1;
1394                 ahd->msgout_index = 0;
1395                 ahd->msg_type = MSG_TYPE_INITIATOR_MSGOUT;
1396                 ahd_outb(ahd, MSG_OUT, HOST_MSG);
1397                 ahd_assert_atn(ahd);
1398                 break;
1399         }
1400         case PROTO_VIOLATION:
1401         {
1402                 ahd_handle_proto_violation(ahd);
1403                 break;
1404         }
1405         case IGN_WIDE_RES:
1406         {
1407                 struct ahd_devinfo devinfo;
1408
1409                 ahd_fetch_devinfo(ahd, &devinfo);
1410                 ahd_handle_ign_wide_residue(ahd, &devinfo);
1411                 break;
1412         }
1413         case BAD_PHASE:
1414         {
1415                 u_int lastphase;
1416
1417                 lastphase = ahd_inb(ahd, LASTPHASE);
1418                 printf("%s:%c:%d: unknown scsi bus phase %x, "
1419                        "lastphase = 0x%x.  Attempting to continue\n",
1420                        ahd_name(ahd), 'A',
1421                        SCSIID_TARGET(ahd, ahd_inb(ahd, SAVED_SCSIID)),
1422                        lastphase, ahd_inb(ahd, SCSISIGI));
1423                 break;
1424         }
1425         case MISSED_BUSFREE:
1426         {
1427                 u_int lastphase;
1428
1429                 lastphase = ahd_inb(ahd, LASTPHASE);
1430                 printf("%s:%c:%d: Missed busfree. "
1431                        "Lastphase = 0x%x, Curphase = 0x%x\n",
1432                        ahd_name(ahd), 'A',
1433                        SCSIID_TARGET(ahd, ahd_inb(ahd, SAVED_SCSIID)),
1434                        lastphase, ahd_inb(ahd, SCSISIGI));
1435                 ahd_restart(ahd);
1436                 return;
1437         }
1438         case DATA_OVERRUN:
1439         {
1440                 /*
1441                  * When the sequencer detects an overrun, it
1442                  * places the controller in "BITBUCKET" mode
1443                  * and allows the target to complete its transfer.
1444                  * Unfortunately, none of the counters get updated
1445                  * when the controller is in this mode, so we have
1446                  * no way of knowing how large the overrun was.
1447                  */
1448                 struct  scb *scb;
1449                 u_int   scbindex;
1450 #ifdef AHD_DEBUG
1451                 u_int   lastphase;
1452 #endif
1453
1454                 scbindex = ahd_get_scbptr(ahd);
1455                 scb = ahd_lookup_scb(ahd, scbindex);
1456 #ifdef AHD_DEBUG
1457                 lastphase = ahd_inb(ahd, LASTPHASE);
1458                 if ((ahd_debug & AHD_SHOW_RECOVERY) != 0) {
1459                         ahd_print_path(ahd, scb);
1460                         printf("data overrun detected %s.  Tag == 0x%x.\n",
1461                                ahd_lookup_phase_entry(lastphase)->phasemsg,
1462                                SCB_GET_TAG(scb));
1463                         ahd_print_path(ahd, scb);
1464                         printf("%s seen Data Phase.  Length = %ld.  "
1465                                "NumSGs = %d.\n",
1466                                ahd_inb(ahd, SEQ_FLAGS) & DPHASE
1467                                ? "Have" : "Haven't",
1468                                ahd_get_transfer_length(scb), scb->sg_count);
1469                         ahd_dump_sglist(scb);
1470                 }
1471 #endif
1472
1473                 /*
1474                  * Set this and it will take effect when the
1475                  * target does a command complete.
1476                  */
1477                 ahd_freeze_devq(ahd, scb);
1478                 ahd_set_transaction_status(scb, CAM_DATA_RUN_ERR);
1479                 ahd_freeze_scb(scb);
1480                 break;
1481         }
1482         case MKMSG_FAILED:
1483         {
1484                 struct ahd_devinfo devinfo;
1485                 struct scb *scb;
1486                 u_int scbid;
1487
1488                 ahd_fetch_devinfo(ahd, &devinfo);
1489                 printf("%s:%c:%d:%d: Attempt to issue message failed\n",
1490                        ahd_name(ahd), devinfo.channel, devinfo.target,
1491                        devinfo.lun);
1492                 scbid = ahd_get_scbptr(ahd);
1493                 scb = ahd_lookup_scb(ahd, scbid);
1494                 if (scb != NULL
1495                  && (scb->flags & SCB_RECOVERY_SCB) != 0)
1496                         /*
1497                          * Ensure that we didn't put a second instance of this
1498                          * SCB into the QINFIFO.
1499                          */
1500                         ahd_search_qinfifo(ahd, SCB_GET_TARGET(ahd, scb),
1501                                            SCB_GET_CHANNEL(ahd, scb),
1502                                            SCB_GET_LUN(scb), SCB_GET_TAG(scb),
1503                                            ROLE_INITIATOR, /*status*/0,
1504                                            SEARCH_REMOVE);
1505                 ahd_outb(ahd, SCB_CONTROL,
1506                          ahd_inb_scbram(ahd, SCB_CONTROL) & ~MK_MESSAGE);
1507                 break;
1508         }
1509         case TASKMGMT_FUNC_COMPLETE:
1510         {
1511                 u_int   scbid;
1512                 struct  scb *scb;
1513
1514                 scbid = ahd_get_scbptr(ahd);
1515                 scb = ahd_lookup_scb(ahd, scbid);
1516                 if (scb != NULL) {
1517                         u_int      lun;
1518                         u_int      tag;
1519                         cam_status error;
1520
1521                         ahd_print_path(ahd, scb);
1522                         printf("Task Management Func 0x%x Complete\n",
1523                                scb->hscb->task_management);
1524                         lun = CAM_LUN_WILDCARD;
1525                         tag = SCB_LIST_NULL;
1526
1527                         switch (scb->hscb->task_management) {
1528                         case SIU_TASKMGMT_ABORT_TASK:
1529                                 tag = SCB_GET_TAG(scb);
1530                         case SIU_TASKMGMT_ABORT_TASK_SET:
1531                         case SIU_TASKMGMT_CLEAR_TASK_SET:
1532                                 lun = scb->hscb->lun;
1533                                 error = CAM_REQ_ABORTED;
1534                                 ahd_abort_scbs(ahd, SCB_GET_TARGET(ahd, scb),
1535                                                'A', lun, tag, ROLE_INITIATOR,
1536                                                error);
1537                                 break;
1538                         case SIU_TASKMGMT_LUN_RESET:
1539                                 lun = scb->hscb->lun;
1540                         case SIU_TASKMGMT_TARGET_RESET:
1541                         {
1542                                 struct ahd_devinfo devinfo;
1543
1544                                 ahd_scb_devinfo(ahd, &devinfo, scb);
1545                                 error = CAM_BDR_SENT;
1546                                 ahd_handle_devreset(ahd, &devinfo, lun,
1547                                                     CAM_BDR_SENT,
1548                                                     lun != CAM_LUN_WILDCARD
1549                                                     ? "Lun Reset"
1550                                                     : "Target Reset",
1551                                                     /*verbose_level*/0);
1552                                 break;
1553                         }
1554                         default:
1555                                 panic("Unexpected TaskMgmt Func\n");
1556                                 break;
1557                         }
1558                 }
1559                 break;
1560         }
1561         case TASKMGMT_CMD_CMPLT_OKAY:
1562         {
1563                 u_int   scbid;
1564                 struct  scb *scb;
1565
1566                 /*
1567                  * An ABORT TASK TMF failed to be delivered before
1568                  * the targeted command completed normally.
1569                  */
1570                 scbid = ahd_get_scbptr(ahd);
1571                 scb = ahd_lookup_scb(ahd, scbid);
1572                 if (scb != NULL) {
1573                         /*
1574                          * Remove the second instance of this SCB from
1575                          * the QINFIFO if it is still there.
1576                          */
1577                         ahd_print_path(ahd, scb);
1578                         printf("SCB completes before TMF\n");
1579                         /*
1580                          * Handle losing the race.  Wait until any
1581                          * current selection completes.  We will then
1582                          * set the TMF back to zero in this SCB so that
1583                          * the sequencer doesn't bother to issue another
1584                          * sequencer interrupt for its completion.
1585                          */
1586                         while ((ahd_inb(ahd, SCSISEQ0) & ENSELO) != 0
1587                             && (ahd_inb(ahd, SSTAT0) & SELDO) == 0
1588                             && (ahd_inb(ahd, SSTAT1) & SELTO) == 0)
1589                                 ;
1590                         ahd_outb(ahd, SCB_TASK_MANAGEMENT, 0);
1591                         ahd_search_qinfifo(ahd, SCB_GET_TARGET(ahd, scb),
1592                                            SCB_GET_CHANNEL(ahd, scb),
1593                                            SCB_GET_LUN(scb), SCB_GET_TAG(scb),
1594                                            ROLE_INITIATOR, /*status*/0,
1595                                            SEARCH_REMOVE);
1596                 }
1597                 break;
1598         }
1599         case TRACEPOINT0:
1600         case TRACEPOINT1:
1601         case TRACEPOINT2:
1602         case TRACEPOINT3:
1603                 printf("%s: Tracepoint %d\n", ahd_name(ahd),
1604                        seqintcode - TRACEPOINT0);
1605                 break;
1606         case NO_SEQINT:
1607                 break;
1608         case SAW_HWERR:
1609                 ahd_handle_hwerrint(ahd);
1610                 break;
1611         default:
1612                 printf("%s: Unexpected SEQINTCODE %d\n", ahd_name(ahd),
1613                        seqintcode);
1614                 break;
1615         }
1616         /*
1617          *  The sequencer is paused immediately on
1618          *  a SEQINT, so we should restart it when
1619          *  we're done.
1620          */
1621         ahd_unpause(ahd);
1622 }
1623
1624 void
1625 ahd_handle_scsiint(struct ahd_softc *ahd, u_int intstat)
1626 {
1627         struct scb      *scb;
1628         u_int            status0;
1629         u_int            status3;
1630         u_int            status;
1631         u_int            lqistat1;
1632         u_int            lqostat0;
1633         u_int            scbid;
1634         u_int            busfreetime;
1635
1636         ahd_update_modes(ahd);
1637         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
1638
1639         status3 = ahd_inb(ahd, SSTAT3) & (NTRAMPERR|OSRAMPERR);
1640         status0 = ahd_inb(ahd, SSTAT0) & (IOERR|OVERRUN|SELDI|SELDO);
1641         status = ahd_inb(ahd, SSTAT1) & (SELTO|SCSIRSTI|BUSFREE|SCSIPERR);
1642         lqistat1 = ahd_inb(ahd, LQISTAT1);
1643         lqostat0 = ahd_inb(ahd, LQOSTAT0);
1644         busfreetime = ahd_inb(ahd, SSTAT2) & BUSFREETIME;
1645
1646         /*
1647          * Ignore external resets after a bus reset.
1648          */
1649         if (((status & SCSIRSTI) != 0) && (ahd->flags & AHD_BUS_RESET_ACTIVE)) {
1650                 ahd_outb(ahd, CLRSINT1, CLRSCSIRSTI);
1651                 return;
1652         }
1653
1654         /*
1655          * Clear bus reset flag
1656          */
1657         ahd->flags &= ~AHD_BUS_RESET_ACTIVE;
1658
1659         if ((status0 & (SELDI|SELDO)) != 0) {
1660                 u_int simode0;
1661
1662                 ahd_set_modes(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
1663                 simode0 = ahd_inb(ahd, SIMODE0);
1664                 status0 &= simode0 & (IOERR|OVERRUN|SELDI|SELDO);
1665                 ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
1666         }
1667         scbid = ahd_get_scbptr(ahd);
1668         scb = ahd_lookup_scb(ahd, scbid);
1669         if (scb != NULL
1670          && (ahd_inb(ahd, SEQ_FLAGS) & NOT_IDENTIFIED) != 0)
1671                 scb = NULL;
1672
1673         if ((status0 & IOERR) != 0) {
1674                 u_int now_lvd;
1675
1676                 now_lvd = ahd_inb(ahd, SBLKCTL) & ENAB40;
1677                 printf("%s: Transceiver State Has Changed to %s mode\n",
1678                        ahd_name(ahd), now_lvd ? "LVD" : "SE");
1679                 ahd_outb(ahd, CLRSINT0, CLRIOERR);
1680                 /*
1681                  * A change in I/O mode is equivalent to a bus reset.
1682                  */
1683                 ahd_reset_channel(ahd, 'A', /*Initiate Reset*/TRUE);
1684                 ahd_pause(ahd);
1685                 ahd_setup_iocell_workaround(ahd);
1686                 ahd_unpause(ahd);
1687         } else if ((status0 & OVERRUN) != 0) {
1688
1689                 printf("%s: SCSI offset overrun detected.  Resetting bus.\n",
1690                        ahd_name(ahd));
1691                 ahd_reset_channel(ahd, 'A', /*Initiate Reset*/TRUE);
1692         } else if ((status & SCSIRSTI) != 0) {
1693
1694                 printf("%s: Someone reset channel A\n", ahd_name(ahd));
1695                 ahd_reset_channel(ahd, 'A', /*Initiate Reset*/FALSE);
1696         } else if ((status & SCSIPERR) != 0) {
1697
1698                 /* Make sure the sequencer is in a safe location. */
1699                 ahd_clear_critical_section(ahd);
1700
1701                 ahd_handle_transmission_error(ahd);
1702         } else if (lqostat0 != 0) {
1703
1704                 printf("%s: lqostat0 == 0x%x!\n", ahd_name(ahd), lqostat0);
1705                 ahd_outb(ahd, CLRLQOINT0, lqostat0);
1706                 if ((ahd->bugs & AHD_CLRLQO_AUTOCLR_BUG) != 0)
1707                         ahd_outb(ahd, CLRLQOINT1, 0);
1708         } else if ((status & SELTO) != 0) {
1709                 u_int  scbid;
1710
1711                 /* Stop the selection */
1712                 ahd_outb(ahd, SCSISEQ0, 0);
1713
1714                 /* Make sure the sequencer is in a safe location. */
1715                 ahd_clear_critical_section(ahd);
1716
1717                 /* No more pending messages */
1718                 ahd_clear_msg_state(ahd);
1719
1720                 /* Clear interrupt state */
1721                 ahd_outb(ahd, CLRSINT1, CLRSELTIMEO|CLRBUSFREE|CLRSCSIPERR);
1722
1723                 /*
1724                  * Although the driver does not care about the
1725                  * 'Selection in Progress' status bit, the busy
1726                  * LED does.  SELINGO is only cleared by a sucessfull
1727                  * selection, so we must manually clear it to insure
1728                  * the LED turns off just incase no future successful
1729                  * selections occur (e.g. no devices on the bus).
1730                  */
1731                 ahd_outb(ahd, CLRSINT0, CLRSELINGO);
1732
1733                 scbid = ahd_inw(ahd, WAITING_TID_HEAD);
1734                 scb = ahd_lookup_scb(ahd, scbid);
1735                 if (scb == NULL) {
1736                         printf("%s: ahd_intr - referenced scb not "
1737                                "valid during SELTO scb(0x%x)\n",
1738                                ahd_name(ahd), scbid);
1739                         ahd_dump_card_state(ahd);
1740                 } else {
1741                         struct ahd_devinfo devinfo;
1742 #ifdef AHD_DEBUG
1743                         if ((ahd_debug & AHD_SHOW_SELTO) != 0) {
1744                                 ahd_print_path(ahd, scb);
1745                                 printf("Saw Selection Timeout for SCB 0x%x\n",
1746                                        scbid);
1747                         }
1748 #endif
1749                         ahd_scb_devinfo(ahd, &devinfo, scb);
1750                         ahd_set_transaction_status(scb, CAM_SEL_TIMEOUT);
1751                         ahd_freeze_devq(ahd, scb);
1752
1753                         /*
1754                          * Cancel any pending transactions on the device
1755                          * now that it seems to be missing.  This will
1756                          * also revert us to async/narrow transfers until
1757                          * we can renegotiate with the device.
1758                          */
1759                         ahd_handle_devreset(ahd, &devinfo,
1760                                             CAM_LUN_WILDCARD,
1761                                             CAM_SEL_TIMEOUT,
1762                                             "Selection Timeout",
1763                                             /*verbose_level*/1);
1764                 }
1765                 ahd_outb(ahd, CLRINT, CLRSCSIINT);
1766                 ahd_iocell_first_selection(ahd);
1767                 ahd_unpause(ahd);
1768         } else if ((status0 & (SELDI|SELDO)) != 0) {
1769
1770                 ahd_iocell_first_selection(ahd);
1771                 ahd_unpause(ahd);
1772         } else if (status3 != 0) {
1773                 printf("%s: SCSI Cell parity error SSTAT3 == 0x%x\n",
1774                        ahd_name(ahd), status3);
1775                 ahd_outb(ahd, CLRSINT3, status3);
1776         } else if ((lqistat1 & (LQIPHASE_LQ|LQIPHASE_NLQ)) != 0) {
1777
1778                 /* Make sure the sequencer is in a safe location. */
1779                 ahd_clear_critical_section(ahd);
1780
1781                 ahd_handle_lqiphase_error(ahd, lqistat1);
1782         } else if ((lqistat1 & LQICRCI_NLQ) != 0) {
1783                 /*
1784                  * This status can be delayed during some
1785                  * streaming operations.  The SCSIPHASE
1786                  * handler has already dealt with this case
1787                  * so just clear the error.
1788                  */
1789                 ahd_outb(ahd, CLRLQIINT1, CLRLQICRCI_NLQ);
1790         } else if ((status & BUSFREE) != 0
1791                 || (lqistat1 & LQOBUSFREE) != 0) {
1792                 u_int lqostat1;
1793                 int   restart;
1794                 int   clear_fifo;
1795                 int   packetized;
1796                 u_int mode;
1797
1798                 /*
1799                  * Clear our selection hardware as soon as possible.
1800                  * We may have an entry in the waiting Q for this target,
1801                  * that is affected by this busfree and we don't want to
1802                  * go about selecting the target while we handle the event.
1803                  */
1804                 ahd_outb(ahd, SCSISEQ0, 0);
1805
1806                 /* Make sure the sequencer is in a safe location. */
1807                 ahd_clear_critical_section(ahd);
1808
1809                 /*
1810                  * Determine what we were up to at the time of
1811                  * the busfree.
1812                  */
1813                 mode = AHD_MODE_SCSI;
1814                 busfreetime = ahd_inb(ahd, SSTAT2) & BUSFREETIME;
1815                 lqostat1 = ahd_inb(ahd, LQOSTAT1);
1816                 switch (busfreetime) {
1817                 case BUSFREE_DFF0:
1818                 case BUSFREE_DFF1:
1819                 {
1820                         u_int   scbid;
1821                         struct  scb *scb;
1822
1823                         mode = busfreetime == BUSFREE_DFF0
1824                              ? AHD_MODE_DFF0 : AHD_MODE_DFF1;
1825                         ahd_set_modes(ahd, mode, mode);
1826                         scbid = ahd_get_scbptr(ahd);
1827                         scb = ahd_lookup_scb(ahd, scbid);
1828                         if (scb == NULL) {
1829                                 printf("%s: Invalid SCB %d in DFF%d "
1830                                        "during unexpected busfree\n",
1831                                        ahd_name(ahd), scbid, mode);
1832                                 packetized = 0;
1833                         } else
1834                                 packetized = (scb->flags & SCB_PACKETIZED) != 0;
1835                         clear_fifo = 1;
1836                         break;
1837                 }
1838                 case BUSFREE_LQO:
1839                         clear_fifo = 0;
1840                         packetized = 1;
1841                         break;
1842                 default:
1843                         clear_fifo = 0;
1844                         packetized =  (lqostat1 & LQOBUSFREE) != 0;
1845                         if (!packetized
1846                          && ahd_inb(ahd, LASTPHASE) == P_BUSFREE
1847                          && (ahd_inb(ahd, SSTAT0) & SELDI) == 0
1848                          && ((ahd_inb(ahd, SSTAT0) & SELDO) == 0
1849                           || (ahd_inb(ahd, SCSISEQ0) & ENSELO) == 0))
1850                                 /*
1851                                  * Assume packetized if we are not
1852                                  * on the bus in a non-packetized
1853                                  * capacity and any pending selection
1854                                  * was a packetized selection.
1855                                  */
1856                                 packetized = 1;
1857                         break;
1858                 }
1859
1860 #ifdef AHD_DEBUG
1861                 if ((ahd_debug & AHD_SHOW_MISC) != 0)
1862                         printf("Saw Busfree.  Busfreetime = 0x%x.\n",
1863                                busfreetime);
1864 #endif
1865                 /*
1866                  * Busfrees that occur in non-packetized phases are
1867                  * handled by the nonpkt_busfree handler.
1868                  */
1869                 if (packetized && ahd_inb(ahd, LASTPHASE) == P_BUSFREE) {
1870                         restart = ahd_handle_pkt_busfree(ahd, busfreetime);
1871                 } else {
1872                         packetized = 0;
1873                         restart = ahd_handle_nonpkt_busfree(ahd);
1874                 }
1875                 /*
1876                  * Clear the busfree interrupt status.  The setting of
1877                  * the interrupt is a pulse, so in a perfect world, we
1878                  * would not need to muck with the ENBUSFREE logic.  This
1879                  * would ensure that if the bus moves on to another
1880                  * connection, busfree protection is still in force.  If
1881                  * BUSFREEREV is broken, however, we must manually clear
1882                  * the ENBUSFREE if the busfree occurred during a non-pack
1883                  * connection so that we don't get false positives during
1884                  * future, packetized, connections.
1885                  */
1886                 ahd_outb(ahd, CLRSINT1, CLRBUSFREE);
1887                 if (packetized == 0
1888                  && (ahd->bugs & AHD_BUSFREEREV_BUG) != 0)
1889                         ahd_outb(ahd, SIMODE1,
1890                                  ahd_inb(ahd, SIMODE1) & ~ENBUSFREE);
1891
1892                 if (clear_fifo)
1893                         ahd_clear_fifo(ahd, mode);
1894
1895                 ahd_clear_msg_state(ahd);
1896                 ahd_outb(ahd, CLRINT, CLRSCSIINT);
1897                 if (restart) {
1898                         ahd_restart(ahd);
1899                 } else {
1900                         ahd_unpause(ahd);
1901                 }
1902         } else {
1903                 printf("%s: Missing case in ahd_handle_scsiint. status = %x\n",
1904                        ahd_name(ahd), status);
1905                 ahd_dump_card_state(ahd);
1906                 ahd_clear_intstat(ahd);
1907                 ahd_unpause(ahd);
1908         }
1909 }
1910
1911 static void
1912 ahd_handle_transmission_error(struct ahd_softc *ahd)
1913 {
1914         struct  scb *scb;
1915         u_int   scbid;
1916         u_int   lqistat1;
1917         u_int   lqistat2;
1918         u_int   msg_out;
1919         u_int   curphase;
1920         u_int   lastphase;
1921         u_int   perrdiag;
1922         u_int   cur_col;
1923         int     silent;
1924
1925         scb = NULL;
1926         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
1927         lqistat1 = ahd_inb(ahd, LQISTAT1) & ~(LQIPHASE_LQ|LQIPHASE_NLQ);
1928         lqistat2 = ahd_inb(ahd, LQISTAT2);
1929         if ((lqistat1 & (LQICRCI_NLQ|LQICRCI_LQ)) == 0
1930          && (ahd->bugs & AHD_NLQICRC_DELAYED_BUG) != 0) {
1931                 u_int lqistate;
1932
1933                 ahd_set_modes(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
1934                 lqistate = ahd_inb(ahd, LQISTATE);
1935                 if ((lqistate >= 0x1E && lqistate <= 0x24)
1936                  || (lqistate == 0x29)) {
1937 #ifdef AHD_DEBUG
1938                         if ((ahd_debug & AHD_SHOW_RECOVERY) != 0) {
1939                                 printf("%s: NLQCRC found via LQISTATE\n",
1940                                        ahd_name(ahd));
1941                         }
1942 #endif
1943                         lqistat1 |= LQICRCI_NLQ;
1944                 }
1945                 ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
1946         }
1947
1948         ahd_outb(ahd, CLRLQIINT1, lqistat1);
1949         lastphase = ahd_inb(ahd, LASTPHASE);
1950         curphase = ahd_inb(ahd, SCSISIGI) & PHASE_MASK;
1951         perrdiag = ahd_inb(ahd, PERRDIAG);
1952         msg_out = MSG_INITIATOR_DET_ERR;
1953         ahd_outb(ahd, CLRSINT1, CLRSCSIPERR);
1954
1955         /*
1956          * Try to find the SCB associated with this error.
1957          */
1958         silent = FALSE;
1959         if (lqistat1 == 0
1960          || (lqistat1 & LQICRCI_NLQ) != 0) {
1961                 if ((lqistat1 & (LQICRCI_NLQ|LQIOVERI_NLQ)) != 0)
1962                         ahd_set_active_fifo(ahd);
1963                 scbid = ahd_get_scbptr(ahd);
1964                 scb = ahd_lookup_scb(ahd, scbid);
1965                 if (scb != NULL && SCB_IS_SILENT(scb))
1966                         silent = TRUE;
1967         }
1968
1969         cur_col = 0;
1970         if (silent == FALSE) {
1971                 printf("%s: Transmission error detected\n", ahd_name(ahd));
1972                 ahd_lqistat1_print(lqistat1, &cur_col, 50);
1973                 ahd_lastphase_print(lastphase, &cur_col, 50);
1974                 ahd_scsisigi_print(curphase, &cur_col, 50);
1975                 ahd_perrdiag_print(perrdiag, &cur_col, 50);
1976                 printf("\n");
1977                 ahd_dump_card_state(ahd);
1978         }
1979
1980         if ((lqistat1 & (LQIOVERI_LQ|LQIOVERI_NLQ)) != 0) {
1981                 if (silent == FALSE) {
1982                         printf("%s: Gross protocol error during incoming "
1983                                "packet.  lqistat1 == 0x%x.  Resetting bus.\n",
1984                                ahd_name(ahd), lqistat1);
1985                 }
1986                 ahd_reset_channel(ahd, 'A', /*Initiate Reset*/TRUE);
1987                 return;
1988         } else if ((lqistat1 & LQICRCI_LQ) != 0) {
1989                 /*
1990                  * A CRC error has been detected on an incoming LQ.
1991                  * The bus is currently hung on the last ACK.
1992                  * Hit LQIRETRY to release the last ack, and
1993                  * wait for the sequencer to determine that ATNO
1994                  * is asserted while in message out to take us
1995                  * to our host message loop.  No NONPACKREQ or
1996                  * LQIPHASE type errors will occur in this
1997                  * scenario.  After this first LQIRETRY, the LQI
1998                  * manager will be in ISELO where it will
1999                  * happily sit until another packet phase begins.
2000                  * Unexpected bus free detection is enabled
2001                  * through any phases that occur after we release
2002                  * this last ack until the LQI manager sees a
2003                  * packet phase.  This implies we may have to
2004                  * ignore a perfectly valid "unexected busfree"
2005                  * after our "initiator detected error" message is
2006                  * sent.  A busfree is the expected response after
2007                  * we tell the target that it's L_Q was corrupted.
2008                  * (SPI4R09 10.7.3.3.3)
2009                  */
2010                 ahd_outb(ahd, LQCTL2, LQIRETRY);
2011                 printf("LQIRetry for LQICRCI_LQ to release ACK\n");
2012         } else if ((lqistat1 & LQICRCI_NLQ) != 0) {
2013                 /*
2014                  * We detected a CRC error in a NON-LQ packet.
2015                  * The hardware has varying behavior in this situation
2016                  * depending on whether this packet was part of a
2017                  * stream or not.
2018                  *
2019                  * PKT by PKT mode:
2020                  * The hardware has already acked the complete packet.
2021                  * If the target honors our outstanding ATN condition,
2022                  * we should be (or soon will be) in MSGOUT phase.
2023                  * This will trigger the LQIPHASE_LQ status bit as the
2024                  * hardware was expecting another LQ.  Unexpected
2025                  * busfree detection is enabled.  Once LQIPHASE_LQ is
2026                  * true (first entry into host message loop is much
2027                  * the same), we must clear LQIPHASE_LQ and hit
2028                  * LQIRETRY so the hardware is ready to handle
2029                  * a future LQ.  NONPACKREQ will not be asserted again
2030                  * once we hit LQIRETRY until another packet is
2031                  * processed.  The target may either go busfree
2032                  * or start another packet in response to our message.
2033                  *
2034                  * Read Streaming P0 asserted:
2035                  * If we raise ATN and the target completes the entire
2036                  * stream (P0 asserted during the last packet), the
2037                  * hardware will ack all data and return to the ISTART
2038                  * state.  When the target reponds to our ATN condition,
2039                  * LQIPHASE_LQ will be asserted.  We should respond to
2040                  * this with an LQIRETRY to prepare for any future
2041                  * packets.  NONPACKREQ will not be asserted again
2042                  * once we hit LQIRETRY until another packet is
2043                  * processed.  The target may either go busfree or
2044                  * start another packet in response to our message.
2045                  * Busfree detection is enabled.
2046                  *
2047                  * Read Streaming P0 not asserted:
2048                  * If we raise ATN and the target transitions to
2049                  * MSGOUT in or after a packet where P0 is not
2050                  * asserted, the hardware will assert LQIPHASE_NLQ.
2051                  * We should respond to the LQIPHASE_NLQ with an
2052                  * LQIRETRY.  Should the target stay in a non-pkt
2053                  * phase after we send our message, the hardware
2054                  * will assert LQIPHASE_LQ.  Recovery is then just as
2055                  * listed above for the read streaming with P0 asserted.
2056                  * Busfree detection is enabled.
2057                  */
2058                 if (silent == FALSE)
2059                         printf("LQICRC_NLQ\n");
2060                 if (scb == NULL) {
2061                         printf("%s: No SCB valid for LQICRC_NLQ.  "
2062                                "Resetting bus\n", ahd_name(ahd));
2063                         ahd_reset_channel(ahd, 'A', /*Initiate Reset*/TRUE);
2064                         return;
2065                 }
2066         } else if ((lqistat1 & LQIBADLQI) != 0) {
2067                 printf("Need to handle BADLQI!\n");
2068                 ahd_reset_channel(ahd, 'A', /*Initiate Reset*/TRUE);
2069                 return;
2070         } else if ((perrdiag & (PARITYERR|PREVPHASE)) == PARITYERR) {
2071                 if ((curphase & ~P_DATAIN_DT) != 0) {
2072                         /* Ack the byte.  So we can continue. */
2073                         if (silent == FALSE)
2074                                 printf("Acking %s to clear perror\n",
2075                                     ahd_lookup_phase_entry(curphase)->phasemsg);
2076                         ahd_inb(ahd, SCSIDAT);
2077                 }
2078
2079                 if (curphase == P_MESGIN)
2080                         msg_out = MSG_PARITY_ERROR;
2081         }
2082
2083         /*
2084          * We've set the hardware to assert ATN if we
2085          * get a parity error on "in" phases, so all we
2086          * need to do is stuff the message buffer with
2087          * the appropriate message.  "In" phases have set
2088          * mesg_out to something other than MSG_NOP.
2089          */
2090         ahd->send_msg_perror = msg_out;
2091         if (scb != NULL && msg_out == MSG_INITIATOR_DET_ERR)
2092                 scb->flags |= SCB_TRANSMISSION_ERROR;
2093         ahd_outb(ahd, MSG_OUT, HOST_MSG);
2094         ahd_outb(ahd, CLRINT, CLRSCSIINT);
2095         ahd_unpause(ahd);
2096 }
2097
2098 static void
2099 ahd_handle_lqiphase_error(struct ahd_softc *ahd, u_int lqistat1)
2100 {
2101         /*
2102          * Clear the sources of the interrupts.
2103          */
2104         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
2105         ahd_outb(ahd, CLRLQIINT1, lqistat1);
2106
2107         /*
2108          * If the "illegal" phase changes were in response
2109          * to our ATN to flag a CRC error, AND we ended up
2110          * on packet boundaries, clear the error, restart the
2111          * LQI manager as appropriate, and go on our merry
2112          * way toward sending the message.  Otherwise, reset
2113          * the bus to clear the error.
2114          */
2115         ahd_set_active_fifo(ahd);
2116         if ((ahd_inb(ahd, SCSISIGO) & ATNO) != 0
2117          && (ahd_inb(ahd, MDFFSTAT) & DLZERO) != 0) {
2118                 if ((lqistat1 & LQIPHASE_LQ) != 0) {
2119                         printf("LQIRETRY for LQIPHASE_LQ\n");
2120                         ahd_outb(ahd, LQCTL2, LQIRETRY);
2121                 } else if ((lqistat1 & LQIPHASE_NLQ) != 0) {
2122                         printf("LQIRETRY for LQIPHASE_NLQ\n");
2123                         ahd_outb(ahd, LQCTL2, LQIRETRY);
2124                 } else
2125                         panic("ahd_handle_lqiphase_error: No phase errors\n");
2126                 ahd_dump_card_state(ahd);
2127                 ahd_outb(ahd, CLRINT, CLRSCSIINT);
2128                 ahd_unpause(ahd);
2129         } else {
2130                 printf("Reseting Channel for LQI Phase error\n");
2131                 ahd_dump_card_state(ahd);
2132                 ahd_reset_channel(ahd, 'A', /*Initiate Reset*/TRUE);
2133         }
2134 }
2135
2136 /*
2137  * Packetized unexpected or expected busfree.
2138  * Entered in mode based on busfreetime.
2139  */
2140 static int
2141 ahd_handle_pkt_busfree(struct ahd_softc *ahd, u_int busfreetime)
2142 {
2143         u_int lqostat1;
2144
2145         AHD_ASSERT_MODES(ahd, ~(AHD_MODE_UNKNOWN_MSK|AHD_MODE_CFG_MSK),
2146                          ~(AHD_MODE_UNKNOWN_MSK|AHD_MODE_CFG_MSK));
2147         lqostat1 = ahd_inb(ahd, LQOSTAT1);
2148         if ((lqostat1 & LQOBUSFREE) != 0) {
2149                 struct scb *scb;
2150                 u_int scbid;
2151                 u_int saved_scbptr;
2152                 u_int waiting_h;
2153                 u_int waiting_t;
2154                 u_int next;
2155
2156                 /*
2157                  * The LQO manager detected an unexpected busfree
2158                  * either:
2159                  *
2160                  * 1) During an outgoing LQ.
2161                  * 2) After an outgoing LQ but before the first
2162                  *    REQ of the command packet.
2163                  * 3) During an outgoing command packet.
2164                  *
2165                  * In all cases, CURRSCB is pointing to the
2166                  * SCB that encountered the failure.  Clean
2167                  * up the queue, clear SELDO and LQOBUSFREE,
2168                  * and allow the sequencer to restart the select
2169                  * out at its lesure.
2170                  */
2171                 ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
2172                 scbid = ahd_inw(ahd, CURRSCB);
2173                 scb = ahd_lookup_scb(ahd, scbid);
2174                 if (scb == NULL)
2175                        panic("SCB not valid during LQOBUSFREE");
2176                 /*
2177                  * Clear the status.
2178                  */
2179                 ahd_outb(ahd, CLRLQOINT1, CLRLQOBUSFREE);
2180                 if ((ahd->bugs & AHD_CLRLQO_AUTOCLR_BUG) != 0)
2181                         ahd_outb(ahd, CLRLQOINT1, 0);
2182                 ahd_outb(ahd, SCSISEQ0, ahd_inb(ahd, SCSISEQ0) & ~ENSELO);
2183                 ahd_flush_device_writes(ahd);
2184                 ahd_outb(ahd, CLRSINT0, CLRSELDO);
2185
2186                 /*
2187                  * Return the LQO manager to its idle loop.  It will
2188                  * not do this automatically if the busfree occurs
2189                  * after the first REQ of either the LQ or command
2190                  * packet or between the LQ and command packet.
2191                  */
2192                 ahd_outb(ahd, LQCTL2, ahd_inb(ahd, LQCTL2) | LQOTOIDLE);
2193
2194                 /*
2195                  * Update the waiting for selection queue so
2196                  * we restart on the correct SCB.
2197                  */
2198                 waiting_h = ahd_inw(ahd, WAITING_TID_HEAD);
2199                 saved_scbptr = ahd_get_scbptr(ahd);
2200                 if (waiting_h != scbid) {
2201
2202                         ahd_outw(ahd, WAITING_TID_HEAD, scbid);
2203                         waiting_t = ahd_inw(ahd, WAITING_TID_TAIL);
2204                         if (waiting_t == waiting_h) {
2205                                 ahd_outw(ahd, WAITING_TID_TAIL, scbid);
2206                                 next = SCB_LIST_NULL;
2207                         } else {
2208                                 ahd_set_scbptr(ahd, waiting_h);
2209                                 next = ahd_inw_scbram(ahd, SCB_NEXT2);
2210                         }
2211                         ahd_set_scbptr(ahd, scbid);
2212                         ahd_outw(ahd, SCB_NEXT2, next);
2213                 }
2214                 ahd_set_scbptr(ahd, saved_scbptr);
2215                 if (scb->crc_retry_count < AHD_MAX_LQ_CRC_ERRORS) {
2216                         if (SCB_IS_SILENT(scb) == FALSE) {
2217                                 ahd_print_path(ahd, scb);
2218                                 printf("Probable outgoing LQ CRC error.  "
2219                                        "Retrying command\n");
2220                         }
2221                         scb->crc_retry_count++;
2222                 } else {
2223                         ahd_set_transaction_status(scb, CAM_UNCOR_PARITY);
2224                         ahd_freeze_scb(scb);
2225                         ahd_freeze_devq(ahd, scb);
2226                 }
2227                 /* Return unpausing the sequencer. */
2228                 return (0);
2229         } else if ((ahd_inb(ahd, PERRDIAG) & PARITYERR) != 0) {
2230                 /*
2231                  * Ignore what are really parity errors that
2232                  * occur on the last REQ of a free running
2233                  * clock prior to going busfree.  Some drives
2234                  * do not properly active negate just before
2235                  * going busfree resulting in a parity glitch.
2236                  */
2237                 ahd_outb(ahd, CLRSINT1, CLRSCSIPERR|CLRBUSFREE);
2238 #ifdef AHD_DEBUG
2239                 if ((ahd_debug & AHD_SHOW_MASKED_ERRORS) != 0)
2240                         printf("%s: Parity on last REQ detected "
2241                                "during busfree phase.\n",
2242                                ahd_name(ahd));
2243 #endif
2244                 /* Return unpausing the sequencer. */
2245                 return (0);
2246         }
2247         if (ahd->src_mode != AHD_MODE_SCSI) {
2248                 u_int   scbid;
2249                 struct  scb *scb;
2250
2251                 scbid = ahd_get_scbptr(ahd);
2252                 scb = ahd_lookup_scb(ahd, scbid);
2253                 ahd_print_path(ahd, scb);
2254                 printf("Unexpected PKT busfree condition\n");
2255                 ahd_dump_card_state(ahd);
2256                 ahd_abort_scbs(ahd, SCB_GET_TARGET(ahd, scb), 'A',
2257                                SCB_GET_LUN(scb), SCB_GET_TAG(scb),
2258                                ROLE_INITIATOR, CAM_UNEXP_BUSFREE);
2259
2260                 /* Return restarting the sequencer. */
2261                 return (1);
2262         }
2263         printf("%s: Unexpected PKT busfree condition\n", ahd_name(ahd));
2264         ahd_dump_card_state(ahd);
2265         /* Restart the sequencer. */
2266         return (1);
2267 }
2268
2269 /*
2270  * Non-packetized unexpected or expected busfree.
2271  */
2272 static int
2273 ahd_handle_nonpkt_busfree(struct ahd_softc *ahd)
2274 {
2275         struct  ahd_devinfo devinfo;
2276         struct  scb *scb;
2277         u_int   lastphase;
2278         u_int   saved_scsiid;
2279         u_int   saved_lun;
2280         u_int   target;
2281         u_int   initiator_role_id;
2282         u_int   scbid;
2283         u_int   ppr_busfree;
2284         int     printerror;
2285
2286         /*
2287          * Look at what phase we were last in.  If its message out,
2288          * chances are pretty good that the busfree was in response
2289          * to one of our abort requests.
2290          */
2291         lastphase = ahd_inb(ahd, LASTPHASE);
2292         saved_scsiid = ahd_inb(ahd, SAVED_SCSIID);
2293         saved_lun = ahd_inb(ahd, SAVED_LUN);
2294         target = SCSIID_TARGET(ahd, saved_scsiid);
2295         initiator_role_id = SCSIID_OUR_ID(saved_scsiid);
2296         ahd_compile_devinfo(&devinfo, initiator_role_id,
2297                             target, saved_lun, 'A', ROLE_INITIATOR);
2298         printerror = 1;
2299
2300         scbid = ahd_get_scbptr(ahd);
2301         scb = ahd_lookup_scb(ahd, scbid);
2302         if (scb != NULL
2303          && (ahd_inb(ahd, SEQ_FLAGS) & NOT_IDENTIFIED) != 0)
2304                 scb = NULL;
2305
2306         ppr_busfree = (ahd->msg_flags & MSG_FLAG_EXPECT_PPR_BUSFREE) != 0;
2307         if (lastphase == P_MESGOUT) {
2308                 u_int tag;
2309
2310                 tag = SCB_LIST_NULL;
2311                 if (ahd_sent_msg(ahd, AHDMSG_1B, MSG_ABORT_TAG, TRUE)
2312                  || ahd_sent_msg(ahd, AHDMSG_1B, MSG_ABORT, TRUE)) {
2313                         int found;
2314                         int sent_msg;
2315
2316                         if (scb == NULL) {
2317                                 ahd_print_devinfo(ahd, &devinfo);
2318                                 printf("Abort for unidentified "
2319                                        "connection completed.\n");
2320                                 /* restart the sequencer. */
2321                                 return (1);
2322                         }
2323                         sent_msg = ahd->msgout_buf[ahd->msgout_index - 1];
2324                         ahd_print_path(ahd, scb);
2325                         printf("SCB %d - Abort%s Completed.\n",
2326                                SCB_GET_TAG(scb),
2327                                sent_msg == MSG_ABORT_TAG ? "" : " Tag");
2328
2329                         if (sent_msg == MSG_ABORT_TAG)
2330                                 tag = SCB_GET_TAG(scb);
2331
2332                         if ((scb->flags & SCB_EXTERNAL_RESET) != 0) {
2333                                 /*
2334                                  * This abort is in response to an
2335                                  * unexpected switch to command phase
2336                                  * for a packetized connection.  Since
2337                                  * the identify message was never sent,
2338                                  * "saved lun" is 0.  We really want to
2339                                  * abort only the SCB that encountered
2340                                  * this error, which could have a different
2341                                  * lun.  The SCB will be retried so the OS
2342                                  * will see the UA after renegotiating to
2343                                  * packetized.
2344                                  */
2345                                 tag = SCB_GET_TAG(scb);
2346                                 saved_lun = scb->hscb->lun;
2347                         }
2348                         found = ahd_abort_scbs(ahd, target, 'A', saved_lun,
2349                                                tag, ROLE_INITIATOR,
2350                                                CAM_REQ_ABORTED);
2351                         printf("found == 0x%x\n", found);
2352                         printerror = 0;
2353                 } else if (ahd_sent_msg(ahd, AHDMSG_1B,
2354                                         MSG_BUS_DEV_RESET, TRUE)) {
2355 #ifdef __FreeBSD__
2356                         /*
2357                          * Don't mark the user's request for this BDR
2358                          * as completing with CAM_BDR_SENT.  CAM3
2359                          * specifies CAM_REQ_CMP.
2360                          */
2361                         if (scb != NULL
2362                          && scb->io_ctx->ccb_h.func_code== XPT_RESET_DEV
2363                          && ahd_match_scb(ahd, scb, target, 'A',
2364                                           CAM_LUN_WILDCARD, SCB_LIST_NULL,
2365                                           ROLE_INITIATOR))
2366                                 ahd_set_transaction_status(scb, CAM_REQ_CMP);
2367 #endif
2368                         ahd_handle_devreset(ahd, &devinfo, CAM_LUN_WILDCARD,
2369                                             CAM_BDR_SENT, "Bus Device Reset",
2370                                             /*verbose_level*/0);
2371                         printerror = 0;
2372                 } else if (ahd_sent_msg(ahd, AHDMSG_EXT, MSG_EXT_PPR, FALSE)
2373                         && ppr_busfree == 0) {
2374                         struct ahd_initiator_tinfo *tinfo;
2375                         struct ahd_tmode_tstate *tstate;
2376
2377                         /*
2378                          * PPR Rejected.
2379                          *
2380                          * If the previous negotiation was packetized,
2381                          * this could be because the device has been
2382                          * reset without our knowledge.  Force our
2383                          * current negotiation to async and retry the
2384                          * negotiation.  Otherwise retry the command
2385                          * with non-ppr negotiation.
2386                          */
2387 #ifdef AHD_DEBUG
2388                         if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
2389                                 printf("PPR negotiation rejected busfree.\n");
2390 #endif
2391                         tinfo = ahd_fetch_transinfo(ahd, devinfo.channel,
2392                                                     devinfo.our_scsiid,
2393                                                     devinfo.target, &tstate);
2394                         if ((tinfo->curr.ppr_options & MSG_EXT_PPR_IU_REQ)!=0) {
2395                                 ahd_set_width(ahd, &devinfo,
2396                                               MSG_EXT_WDTR_BUS_8_BIT,
2397                                               AHD_TRANS_CUR,
2398                                               /*paused*/TRUE);
2399                                 ahd_set_syncrate(ahd, &devinfo,
2400                                                 /*period*/0, /*offset*/0,
2401                                                 /*ppr_options*/0,
2402                                                 AHD_TRANS_CUR,
2403                                                 /*paused*/TRUE);
2404                                 /*
2405                                  * The expect PPR busfree handler below
2406                                  * will effect the retry and necessary
2407                                  * abort.
2408                                  */
2409                         } else {
2410                                 tinfo->curr.transport_version = 2;
2411                                 tinfo->goal.transport_version = 2;
2412                                 tinfo->goal.ppr_options = 0;
2413                                 /*
2414                                  * Remove any SCBs in the waiting for selection
2415                                  * queue that may also be for this target so
2416                                  * that command ordering is preserved.
2417                                  */
2418                                 ahd_freeze_devq(ahd, scb);
2419                                 ahd_qinfifo_requeue_tail(ahd, scb);
2420                                 printerror = 0;
2421                         }
2422                 } else if (ahd_sent_msg(ahd, AHDMSG_EXT, MSG_EXT_WDTR, FALSE)
2423                         && ppr_busfree == 0) {
2424                         /*
2425                          * Negotiation Rejected.  Go-narrow and
2426                          * retry command.
2427                          */
2428 #ifdef AHD_DEBUG
2429                         if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
2430                                 printf("WDTR negotiation rejected busfree.\n");
2431 #endif
2432                         ahd_set_width(ahd, &devinfo,
2433                                       MSG_EXT_WDTR_BUS_8_BIT,
2434                                       AHD_TRANS_CUR|AHD_TRANS_GOAL,
2435                                       /*paused*/TRUE);
2436                         /*
2437                          * Remove any SCBs in the waiting for selection
2438                          * queue that may also be for this target so that
2439                          * command ordering is preserved.
2440                          */
2441                         ahd_freeze_devq(ahd, scb);
2442                         ahd_qinfifo_requeue_tail(ahd, scb);
2443                         printerror = 0;
2444                 } else if (ahd_sent_msg(ahd, AHDMSG_EXT, MSG_EXT_SDTR, FALSE)
2445                         && ppr_busfree == 0) {
2446                         /*
2447                          * Negotiation Rejected.  Go-async and
2448                          * retry command.
2449                          */
2450 #ifdef AHD_DEBUG
2451                         if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
2452                                 printf("SDTR negotiation rejected busfree.\n");
2453 #endif
2454                         ahd_set_syncrate(ahd, &devinfo,
2455                                         /*period*/0, /*offset*/0,
2456                                         /*ppr_options*/0,
2457                                         AHD_TRANS_CUR|AHD_TRANS_GOAL,
2458                                         /*paused*/TRUE);
2459                         /*
2460                          * Remove any SCBs in the waiting for selection
2461                          * queue that may also be for this target so that
2462                          * command ordering is preserved.
2463                          */
2464                         ahd_freeze_devq(ahd, scb);
2465                         ahd_qinfifo_requeue_tail(ahd, scb);
2466                         printerror = 0;
2467                 } else if ((ahd->msg_flags & MSG_FLAG_EXPECT_IDE_BUSFREE) != 0
2468                         && ahd_sent_msg(ahd, AHDMSG_1B,
2469                                          MSG_INITIATOR_DET_ERR, TRUE)) {
2470
2471 #ifdef AHD_DEBUG
2472                         if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
2473                                 printf("Expected IDE Busfree\n");
2474 #endif
2475                         printerror = 0;
2476                 } else if ((ahd->msg_flags & MSG_FLAG_EXPECT_QASREJ_BUSFREE)
2477                         && ahd_sent_msg(ahd, AHDMSG_1B,
2478                                         MSG_MESSAGE_REJECT, TRUE)) {
2479
2480 #ifdef AHD_DEBUG
2481                         if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
2482                                 printf("Expected QAS Reject Busfree\n");
2483 #endif
2484                         printerror = 0;
2485                 }
2486         }
2487
2488         /*
2489          * The busfree required flag is honored at the end of
2490          * the message phases.  We check it last in case we
2491          * had to send some other message that caused a busfree.
2492          */
2493         if (printerror != 0
2494          && (lastphase == P_MESGIN || lastphase == P_MESGOUT)
2495          && ((ahd->msg_flags & MSG_FLAG_EXPECT_PPR_BUSFREE) != 0)) {
2496
2497                 ahd_freeze_devq(ahd, scb);
2498                 ahd_set_transaction_status(scb, CAM_REQUEUE_REQ);
2499                 ahd_freeze_scb(scb);
2500                 if ((ahd->msg_flags & MSG_FLAG_IU_REQ_CHANGED) != 0) {
2501                         ahd_abort_scbs(ahd, SCB_GET_TARGET(ahd, scb),
2502                                        SCB_GET_CHANNEL(ahd, scb),
2503                                        SCB_GET_LUN(scb), SCB_LIST_NULL,
2504                                        ROLE_INITIATOR, CAM_REQ_ABORTED);
2505                 } else {
2506 #ifdef AHD_DEBUG
2507                         if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
2508                                 printf("PPR Negotiation Busfree.\n");
2509 #endif
2510                         ahd_done(ahd, scb);
2511                 }
2512                 printerror = 0;
2513         }
2514         if (printerror != 0) {
2515                 int aborted;
2516
2517                 aborted = 0;
2518                 if (scb != NULL) {
2519                         u_int tag;
2520
2521                         if ((scb->hscb->control & TAG_ENB) != 0)
2522                                 tag = SCB_GET_TAG(scb);
2523                         else
2524                                 tag = SCB_LIST_NULL;
2525                         ahd_print_path(ahd, scb);
2526                         aborted = ahd_abort_scbs(ahd, target, 'A',
2527                                        SCB_GET_LUN(scb), tag,
2528                                        ROLE_INITIATOR,
2529                                        CAM_UNEXP_BUSFREE);
2530                 } else {
2531                         /*
2532                          * We had not fully identified this connection,
2533                          * so we cannot abort anything.
2534                          */
2535                         printf("%s: ", ahd_name(ahd));
2536                 }
2537                 printf("Unexpected busfree %s, %d SCBs aborted, "
2538                        "PRGMCNT == 0x%x\n",
2539                        ahd_lookup_phase_entry(lastphase)->phasemsg,
2540                        aborted,
2541                        ahd_inw(ahd, PRGMCNT));
2542                 ahd_dump_card_state(ahd);
2543                 if (lastphase != P_BUSFREE)
2544                         ahd_force_renegotiation(ahd, &devinfo);
2545         }
2546         /* Always restart the sequencer. */
2547         return (1);
2548 }
2549
2550 static void
2551 ahd_handle_proto_violation(struct ahd_softc *ahd)
2552 {
2553         struct  ahd_devinfo devinfo;
2554         struct  scb *scb;
2555         u_int   scbid;
2556         u_int   seq_flags;
2557         u_int   curphase;
2558         u_int   lastphase;
2559         int     found;
2560
2561         ahd_fetch_devinfo(ahd, &devinfo);
2562         scbid = ahd_get_scbptr(ahd);
2563         scb = ahd_lookup_scb(ahd, scbid);
2564         seq_flags = ahd_inb(ahd, SEQ_FLAGS);
2565         curphase = ahd_inb(ahd, SCSISIGI) & PHASE_MASK;
2566         lastphase = ahd_inb(ahd, LASTPHASE);
2567         if ((seq_flags & NOT_IDENTIFIED) != 0) {
2568
2569                 /*
2570                  * The reconnecting target either did not send an
2571                  * identify message, or did, but we didn't find an SCB
2572                  * to match.
2573                  */
2574                 ahd_print_devinfo(ahd, &devinfo);
2575                 printf("Target did not send an IDENTIFY message. "
2576                        "LASTPHASE = 0x%x.\n", lastphase);
2577                 scb = NULL;
2578         } else if (scb == NULL) {
2579                 /*
2580                  * We don't seem to have an SCB active for this
2581                  * transaction.  Print an error and reset the bus.
2582                  */
2583                 ahd_print_devinfo(ahd, &devinfo);
2584                 printf("No SCB found during protocol violation\n");
2585                 goto proto_violation_reset;
2586         } else {
2587                 ahd_set_transaction_status(scb, CAM_SEQUENCE_FAIL);
2588                 if ((seq_flags & NO_CDB_SENT) != 0) {
2589                         ahd_print_path(ahd, scb);
2590                         printf("No or incomplete CDB sent to device.\n");
2591                 } else if ((ahd_inb_scbram(ahd, SCB_CONTROL)
2592                           & STATUS_RCVD) == 0) {
2593                         /*
2594                          * The target never bothered to provide status to
2595                          * us prior to completing the command.  Since we don't
2596                          * know the disposition of this command, we must attempt
2597                          * to abort it.  Assert ATN and prepare to send an abort
2598                          * message.
2599                          */
2600                         ahd_print_path(ahd, scb);
2601                         printf("Completed command without status.\n");
2602                 } else {
2603                         ahd_print_path(ahd, scb);
2604                         printf("Unknown protocol violation.\n");
2605                         ahd_dump_card_state(ahd);
2606                 }
2607         }
2608         if ((lastphase & ~P_DATAIN_DT) == 0
2609          || lastphase == P_COMMAND) {
2610 proto_violation_reset:
2611                 /*
2612                  * Target either went directly to data
2613                  * phase or didn't respond to our ATN.
2614                  * The only safe thing to do is to blow
2615                  * it away with a bus reset.
2616                  */
2617                 found = ahd_reset_channel(ahd, 'A', TRUE);
2618                 printf("%s: Issued Channel %c Bus Reset. "
2619                        "%d SCBs aborted\n", ahd_name(ahd), 'A', found);
2620         } else {
2621                 /*
2622                  * Leave the selection hardware off in case
2623                  * this abort attempt will affect yet to
2624                  * be sent commands.
2625                  */
2626                 ahd_outb(ahd, SCSISEQ0,
2627                          ahd_inb(ahd, SCSISEQ0) & ~ENSELO);
2628                 ahd_assert_atn(ahd);
2629                 ahd_outb(ahd, MSG_OUT, HOST_MSG);
2630                 if (scb == NULL) {
2631                         ahd_print_devinfo(ahd, &devinfo);
2632                         ahd->msgout_buf[0] = MSG_ABORT_TASK;
2633                         ahd->msgout_len = 1;
2634                         ahd->msgout_index = 0;
2635                         ahd->msg_type = MSG_TYPE_INITIATOR_MSGOUT;
2636                 } else {
2637                         ahd_print_path(ahd, scb);
2638                         scb->flags |= SCB_ABORT;
2639                 }
2640                 printf("Protocol violation %s.  Attempting to abort.\n",
2641                        ahd_lookup_phase_entry(curphase)->phasemsg);
2642         }
2643 }
2644
2645 /*
2646  * Force renegotiation to occur the next time we initiate
2647  * a command to the current device.
2648  */
2649 static void
2650 ahd_force_renegotiation(struct ahd_softc *ahd, struct ahd_devinfo *devinfo)
2651 {
2652         struct  ahd_initiator_tinfo *targ_info;
2653         struct  ahd_tmode_tstate *tstate;
2654
2655 #ifdef AHD_DEBUG
2656         if ((ahd_debug & AHD_SHOW_MESSAGES) != 0) {
2657                 ahd_print_devinfo(ahd, devinfo);
2658                 printf("Forcing renegotiation\n");
2659         }
2660 #endif
2661         targ_info = ahd_fetch_transinfo(ahd,
2662                                         devinfo->channel,
2663                                         devinfo->our_scsiid,
2664                                         devinfo->target,
2665                                         &tstate);
2666         ahd_update_neg_request(ahd, devinfo, tstate,
2667                                targ_info, AHD_NEG_IF_NON_ASYNC);
2668 }
2669
2670 #define AHD_MAX_STEPS 2000
2671 static void
2672 ahd_clear_critical_section(struct ahd_softc *ahd)
2673 {
2674         ahd_mode_state  saved_modes;
2675         int             stepping;
2676         int             steps;
2677         int             first_instr;
2678         u_int           simode0;
2679         u_int           simode1;
2680         u_int           simode3;
2681         u_int           lqimode0;
2682         u_int           lqimode1;
2683         u_int           lqomode0;
2684         u_int           lqomode1;
2685
2686         if (ahd->num_critical_sections == 0)
2687                 return;
2688
2689         stepping = FALSE;
2690         steps = 0;
2691         first_instr = 0;
2692         simode0 = 0;
2693         simode1 = 0;
2694         simode3 = 0;
2695         lqimode0 = 0;
2696         lqimode1 = 0;
2697         lqomode0 = 0;
2698         lqomode1 = 0;
2699         saved_modes = ahd_save_modes(ahd);
2700         for (;;) {
2701                 struct  cs *cs;
2702                 u_int   seqaddr;
2703                 u_int   i;
2704
2705                 ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
2706                 seqaddr = ahd_inw(ahd, CURADDR);
2707
2708                 cs = ahd->critical_sections;
2709                 for (i = 0; i < ahd->num_critical_sections; i++, cs++) {
2710
2711                         if (cs->begin < seqaddr && cs->end >= seqaddr)
2712                                 break;
2713                 }
2714
2715                 if (i == ahd->num_critical_sections)
2716                         break;
2717
2718                 if (steps > AHD_MAX_STEPS) {
2719                         printf("%s: Infinite loop in critical section\n"
2720                                "%s: First Instruction 0x%x now 0x%x\n",
2721                                ahd_name(ahd), ahd_name(ahd), first_instr,
2722                                seqaddr);
2723                         ahd_dump_card_state(ahd);
2724                         panic("critical section loop");
2725                 }
2726
2727                 steps++;
2728 #ifdef AHD_DEBUG
2729                 if ((ahd_debug & AHD_SHOW_MISC) != 0)
2730                         printf("%s: Single stepping at 0x%x\n", ahd_name(ahd),
2731                                seqaddr);
2732 #endif
2733                 if (stepping == FALSE) {
2734
2735                         first_instr = seqaddr;
2736                         ahd_set_modes(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
2737                         simode0 = ahd_inb(ahd, SIMODE0);
2738                         simode3 = ahd_inb(ahd, SIMODE3);
2739                         lqimode0 = ahd_inb(ahd, LQIMODE0);
2740                         lqimode1 = ahd_inb(ahd, LQIMODE1);
2741                         lqomode0 = ahd_inb(ahd, LQOMODE0);
2742                         lqomode1 = ahd_inb(ahd, LQOMODE1);
2743                         ahd_outb(ahd, SIMODE0, 0);
2744                         ahd_outb(ahd, SIMODE3, 0);
2745                         ahd_outb(ahd, LQIMODE0, 0);
2746                         ahd_outb(ahd, LQIMODE1, 0);
2747                         ahd_outb(ahd, LQOMODE0, 0);
2748                         ahd_outb(ahd, LQOMODE1, 0);
2749                         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
2750                         simode1 = ahd_inb(ahd, SIMODE1);
2751                         /*
2752                          * We don't clear ENBUSFREE.  Unfortunately
2753                          * we cannot re-enable busfree detection within
2754                          * the current connection, so we must leave it
2755                          * on while single stepping.
2756                          */
2757                         ahd_outb(ahd, SIMODE1, simode1 & ENBUSFREE);
2758                         ahd_outb(ahd, SEQCTL0, ahd_inb(ahd, SEQCTL0) | STEP);
2759                         stepping = TRUE;
2760                 }
2761                 ahd_outb(ahd, CLRSINT1, CLRBUSFREE);
2762                 ahd_outb(ahd, CLRINT, CLRSCSIINT);
2763                 ahd_set_modes(ahd, ahd->saved_src_mode, ahd->saved_dst_mode);
2764                 ahd_outb(ahd, HCNTRL, ahd->unpause);
2765                 while (!ahd_is_paused(ahd))
2766                         ahd_delay(200);
2767                 ahd_update_modes(ahd);
2768         }
2769         if (stepping) {
2770                 ahd_set_modes(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
2771                 ahd_outb(ahd, SIMODE0, simode0);
2772                 ahd_outb(ahd, SIMODE3, simode3);
2773                 ahd_outb(ahd, LQIMODE0, lqimode0);
2774                 ahd_outb(ahd, LQIMODE1, lqimode1);
2775                 ahd_outb(ahd, LQOMODE0, lqomode0);
2776                 ahd_outb(ahd, LQOMODE1, lqomode1);
2777                 ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
2778                 ahd_outb(ahd, SEQCTL0, ahd_inb(ahd, SEQCTL0) & ~STEP);
2779                 ahd_outb(ahd, SIMODE1, simode1);
2780                 /*
2781                  * SCSIINT seems to glitch occassionally when
2782                  * the interrupt masks are restored.  Clear SCSIINT
2783                  * one more time so that only persistent errors
2784                  * are seen as a real interrupt.
2785                  */
2786                 ahd_outb(ahd, CLRINT, CLRSCSIINT);
2787         }
2788         ahd_restore_modes(ahd, saved_modes);
2789 }
2790
2791 /*
2792  * Clear any pending interrupt status.
2793  */
2794 static void
2795 ahd_clear_intstat(struct ahd_softc *ahd)
2796 {
2797         AHD_ASSERT_MODES(ahd, ~(AHD_MODE_UNKNOWN_MSK|AHD_MODE_CFG_MSK),
2798                          ~(AHD_MODE_UNKNOWN_MSK|AHD_MODE_CFG_MSK));
2799         /* Clear any interrupt conditions this may have caused */
2800         ahd_outb(ahd, CLRLQIINT0, CLRLQIATNQAS|CLRLQICRCT1|CLRLQICRCT2
2801                                  |CLRLQIBADLQT|CLRLQIATNLQ|CLRLQIATNCMD);
2802         ahd_outb(ahd, CLRLQIINT1, CLRLQIPHASE_LQ|CLRLQIPHASE_NLQ|CLRLIQABORT
2803                                  |CLRLQICRCI_LQ|CLRLQICRCI_NLQ|CLRLQIBADLQI
2804                                  |CLRLQIOVERI_LQ|CLRLQIOVERI_NLQ|CLRNONPACKREQ);
2805         ahd_outb(ahd, CLRLQOINT0, CLRLQOTARGSCBPERR|CLRLQOSTOPT2|CLRLQOATNLQ
2806                                  |CLRLQOATNPKT|CLRLQOTCRC);
2807         ahd_outb(ahd, CLRLQOINT1, CLRLQOINITSCBPERR|CLRLQOSTOPI2|CLRLQOBADQAS
2808                                  |CLRLQOBUSFREE|CLRLQOPHACHGINPKT);
2809         if ((ahd->bugs & AHD_CLRLQO_AUTOCLR_BUG) != 0) {
2810                 ahd_outb(ahd, CLRLQOINT0, 0);
2811                 ahd_outb(ahd, CLRLQOINT1, 0);
2812         }
2813         ahd_outb(ahd, CLRSINT3, CLRNTRAMPERR|CLROSRAMPERR);
2814         ahd_outb(ahd, CLRSINT1, CLRSELTIMEO|CLRATNO|CLRSCSIRSTI
2815                                 |CLRBUSFREE|CLRSCSIPERR|CLRREQINIT);
2816         ahd_outb(ahd, CLRSINT0, CLRSELDO|CLRSELDI|CLRSELINGO
2817                                 |CLRIOERR|CLROVERRUN);
2818         ahd_outb(ahd, CLRINT, CLRSCSIINT);
2819 }
2820
2821 /**************************** Debugging Routines ******************************/
2822 #ifdef AHD_DEBUG
2823 uint32_t ahd_debug = AHD_DEBUG_OPTS;
2824 #endif
2825
2826 #if 0
2827 void
2828 ahd_print_scb(struct scb *scb)
2829 {
2830         struct hardware_scb *hscb;
2831         int i;
2832
2833         hscb = scb->hscb;
2834         printf("scb:%p control:0x%x scsiid:0x%x lun:%d cdb_len:%d\n",
2835                (void *)scb,
2836                hscb->control,
2837                hscb->scsiid,
2838                hscb->lun,
2839                hscb->cdb_len);
2840         printf("Shared Data: ");
2841         for (i = 0; i < sizeof(hscb->shared_data.idata.cdb); i++)
2842                 printf("%#02x", hscb->shared_data.idata.cdb[i]);
2843         printf("        dataptr:%#x%x datacnt:%#x sgptr:%#x tag:%#x\n",
2844                (uint32_t)((ahd_le64toh(hscb->dataptr) >> 32) & 0xFFFFFFFF),
2845                (uint32_t)(ahd_le64toh(hscb->dataptr) & 0xFFFFFFFF),
2846                ahd_le32toh(hscb->datacnt),
2847                ahd_le32toh(hscb->sgptr),
2848                SCB_GET_TAG(scb));
2849         ahd_dump_sglist(scb);
2850 }
2851 #endif  /*  0  */
2852
2853 /************************* Transfer Negotiation *******************************/
2854 /*
2855  * Allocate per target mode instance (ID we respond to as a target)
2856  * transfer negotiation data structures.
2857  */
2858 static struct ahd_tmode_tstate *
2859 ahd_alloc_tstate(struct ahd_softc *ahd, u_int scsi_id, char channel)
2860 {
2861         struct ahd_tmode_tstate *master_tstate;
2862         struct ahd_tmode_tstate *tstate;
2863         int i;
2864
2865         master_tstate = ahd->enabled_targets[ahd->our_id];
2866         if (ahd->enabled_targets[scsi_id] != NULL
2867          && ahd->enabled_targets[scsi_id] != master_tstate)
2868                 panic("%s: ahd_alloc_tstate - Target already allocated",
2869                       ahd_name(ahd));
2870         tstate = malloc(sizeof(*tstate), M_DEVBUF, M_NOWAIT);
2871         if (tstate == NULL)
2872                 return (NULL);
2873
2874         /*
2875          * If we have allocated a master tstate, copy user settings from
2876          * the master tstate (taken from SRAM or the EEPROM) for this
2877          * channel, but reset our current and goal settings to async/narrow
2878          * until an initiator talks to us.
2879          */
2880         if (master_tstate != NULL) {
2881                 memcpy(tstate, master_tstate, sizeof(*tstate));
2882                 memset(tstate->enabled_luns, 0, sizeof(tstate->enabled_luns));
2883                 for (i = 0; i < 16; i++) {
2884                         memset(&tstate->transinfo[i].curr, 0,
2885                               sizeof(tstate->transinfo[i].curr));
2886                         memset(&tstate->transinfo[i].goal, 0,
2887                               sizeof(tstate->transinfo[i].goal));
2888                 }
2889         } else
2890                 memset(tstate, 0, sizeof(*tstate));
2891         ahd->enabled_targets[scsi_id] = tstate;
2892         return (tstate);
2893 }
2894
2895 #ifdef AHD_TARGET_MODE
2896 /*
2897  * Free per target mode instance (ID we respond to as a target)
2898  * transfer negotiation data structures.
2899  */
2900 static void
2901 ahd_free_tstate(struct ahd_softc *ahd, u_int scsi_id, char channel, int force)
2902 {
2903         struct ahd_tmode_tstate *tstate;
2904
2905         /*
2906          * Don't clean up our "master" tstate.
2907          * It has our default user settings.
2908          */
2909         if (scsi_id == ahd->our_id
2910          && force == FALSE)
2911                 return;
2912
2913         tstate = ahd->enabled_targets[scsi_id];
2914         if (tstate != NULL)
2915                 free(tstate, M_DEVBUF);
2916         ahd->enabled_targets[scsi_id] = NULL;
2917 }
2918 #endif
2919
2920 /*
2921  * Called when we have an active connection to a target on the bus,
2922  * this function finds the nearest period to the input period limited
2923  * by the capabilities of the bus connectivity of and sync settings for
2924  * the target.
2925  */
2926 void
2927 ahd_devlimited_syncrate(struct ahd_softc *ahd,
2928                         struct ahd_initiator_tinfo *tinfo,
2929                         u_int *period, u_int *ppr_options, role_t role)
2930 {
2931         struct  ahd_transinfo *transinfo;
2932         u_int   maxsync;
2933
2934         if ((ahd_inb(ahd, SBLKCTL) & ENAB40) != 0
2935          && (ahd_inb(ahd, SSTAT2) & EXP_ACTIVE) == 0) {
2936                 maxsync = AHD_SYNCRATE_PACED;
2937         } else {
2938                 maxsync = AHD_SYNCRATE_ULTRA;
2939                 /* Can't do DT related options on an SE bus */
2940                 *ppr_options &= MSG_EXT_PPR_QAS_REQ;
2941         }
2942         /*
2943          * Never allow a value higher than our current goal
2944          * period otherwise we may allow a target initiated
2945          * negotiation to go above the limit as set by the
2946          * user.  In the case of an initiator initiated
2947          * sync negotiation, we limit based on the user
2948          * setting.  This allows the system to still accept
2949          * incoming negotiations even if target initiated
2950          * negotiation is not performed.
2951          */
2952         if (role == ROLE_TARGET)
2953                 transinfo = &tinfo->user;
2954         else
2955                 transinfo = &tinfo->goal;
2956         *ppr_options &= (transinfo->ppr_options|MSG_EXT_PPR_PCOMP_EN);
2957         if (transinfo->width == MSG_EXT_WDTR_BUS_8_BIT) {
2958                 maxsync = max(maxsync, (u_int)AHD_SYNCRATE_ULTRA2);
2959                 *ppr_options &= ~MSG_EXT_PPR_DT_REQ;
2960         }
2961         if (transinfo->period == 0) {
2962                 *period = 0;
2963                 *ppr_options = 0;
2964         } else {
2965                 *period = max(*period, (u_int)transinfo->period);
2966                 ahd_find_syncrate(ahd, period, ppr_options, maxsync);
2967         }
2968 }
2969
2970 /*
2971  * Look up the valid period to SCSIRATE conversion in our table.
2972  * Return the period and offset that should be sent to the target
2973  * if this was the beginning of an SDTR.
2974  */
2975 void
2976 ahd_find_syncrate(struct ahd_softc *ahd, u_int *period,
2977                   u_int *ppr_options, u_int maxsync)
2978 {
2979         if (*period < maxsync)
2980                 *period = maxsync;
2981
2982         if ((*ppr_options & MSG_EXT_PPR_DT_REQ) != 0
2983          && *period > AHD_SYNCRATE_MIN_DT)
2984                 *ppr_options &= ~MSG_EXT_PPR_DT_REQ;
2985
2986         if (*period > AHD_SYNCRATE_MIN)
2987                 *period = 0;
2988
2989         /* Honor PPR option conformance rules. */
2990         if (*period > AHD_SYNCRATE_PACED)
2991                 *ppr_options &= ~MSG_EXT_PPR_RTI;
2992
2993         if ((*ppr_options & MSG_EXT_PPR_IU_REQ) == 0)
2994                 *ppr_options &= (MSG_EXT_PPR_DT_REQ|MSG_EXT_PPR_QAS_REQ);
2995
2996         if ((*ppr_options & MSG_EXT_PPR_DT_REQ) == 0)
2997                 *ppr_options &= MSG_EXT_PPR_QAS_REQ;
2998
2999         /* Skip all PACED only entries if IU is not available */
3000         if ((*ppr_options & MSG_EXT_PPR_IU_REQ) == 0
3001          && *period < AHD_SYNCRATE_DT)
3002                 *period = AHD_SYNCRATE_DT;
3003
3004         /* Skip all DT only entries if DT is not available */
3005         if ((*ppr_options & MSG_EXT_PPR_DT_REQ) == 0
3006          && *period < AHD_SYNCRATE_ULTRA2)
3007                 *period = AHD_SYNCRATE_ULTRA2;
3008 }
3009
3010 /*
3011  * Truncate the given synchronous offset to a value the
3012  * current adapter type and syncrate are capable of.
3013  */
3014 static void
3015 ahd_validate_offset(struct ahd_softc *ahd,
3016                     struct ahd_initiator_tinfo *tinfo,
3017                     u_int period, u_int *offset, int wide,
3018                     role_t role)
3019 {
3020         u_int maxoffset;
3021
3022         /* Limit offset to what we can do */
3023         if (period == 0)
3024                 maxoffset = 0;
3025         else if (period <= AHD_SYNCRATE_PACED) {
3026                 if ((ahd->bugs & AHD_PACED_NEGTABLE_BUG) != 0)
3027                         maxoffset = MAX_OFFSET_PACED_BUG;
3028                 else
3029                         maxoffset = MAX_OFFSET_PACED;
3030         } else
3031                 maxoffset = MAX_OFFSET_NON_PACED;
3032         *offset = min(*offset, maxoffset);
3033         if (tinfo != NULL) {
3034                 if (role == ROLE_TARGET)
3035                         *offset = min(*offset, (u_int)tinfo->user.offset);
3036                 else
3037                         *offset = min(*offset, (u_int)tinfo->goal.offset);
3038         }
3039 }
3040
3041 /*
3042  * Truncate the given transfer width parameter to a value the
3043  * current adapter type is capable of.
3044  */
3045 static void
3046 ahd_validate_width(struct ahd_softc *ahd, struct ahd_initiator_tinfo *tinfo,
3047                    u_int *bus_width, role_t role)
3048 {
3049         switch (*bus_width) {
3050         default:
3051                 if (ahd->features & AHD_WIDE) {
3052                         /* Respond Wide */
3053                         *bus_width = MSG_EXT_WDTR_BUS_16_BIT;
3054                         break;
3055                 }
3056                 /* FALLTHROUGH */
3057         case MSG_EXT_WDTR_BUS_8_BIT:
3058                 *bus_width = MSG_EXT_WDTR_BUS_8_BIT;
3059                 break;
3060         }
3061         if (tinfo != NULL) {
3062                 if (role == ROLE_TARGET)
3063                         *bus_width = min((u_int)tinfo->user.width, *bus_width);
3064                 else
3065                         *bus_width = min((u_int)tinfo->goal.width, *bus_width);
3066         }
3067 }
3068
3069 /*
3070  * Update the bitmask of targets for which the controller should
3071  * negotiate with at the next convenient oportunity.  This currently
3072  * means the next time we send the initial identify messages for
3073  * a new transaction.
3074  */
3075 int
3076 ahd_update_neg_request(struct ahd_softc *ahd, struct ahd_devinfo *devinfo,
3077                        struct ahd_tmode_tstate *tstate,
3078                        struct ahd_initiator_tinfo *tinfo, ahd_neg_type neg_type)
3079 {
3080         u_int auto_negotiate_orig;
3081
3082         auto_negotiate_orig = tstate->auto_negotiate;
3083         if (neg_type == AHD_NEG_ALWAYS) {
3084                 /*
3085                  * Force our "current" settings to be
3086                  * unknown so that unless a bus reset
3087                  * occurs the need to renegotiate is
3088                  * recorded persistently.
3089                  */
3090                 if ((ahd->features & AHD_WIDE) != 0)
3091                         tinfo->curr.width = AHD_WIDTH_UNKNOWN;
3092                 tinfo->curr.period = AHD_PERIOD_UNKNOWN;
3093                 tinfo->curr.offset = AHD_OFFSET_UNKNOWN;
3094         }
3095         if (tinfo->curr.period != tinfo->goal.period
3096          || tinfo->curr.width != tinfo->goal.width
3097          || tinfo->curr.offset != tinfo->goal.offset
3098          || tinfo->curr.ppr_options != tinfo->goal.ppr_options
3099          || (neg_type == AHD_NEG_IF_NON_ASYNC
3100           && (tinfo->goal.offset != 0
3101            || tinfo->goal.width != MSG_EXT_WDTR_BUS_8_BIT
3102            || tinfo->goal.ppr_options != 0)))
3103                 tstate->auto_negotiate |= devinfo->target_mask;
3104         else
3105                 tstate->auto_negotiate &= ~devinfo->target_mask;
3106
3107         return (auto_negotiate_orig != tstate->auto_negotiate);
3108 }
3109
3110 /*
3111  * Update the user/goal/curr tables of synchronous negotiation
3112  * parameters as well as, in the case of a current or active update,
3113  * any data structures on the host controller.  In the case of an
3114  * active update, the specified target is currently talking to us on
3115  * the bus, so the transfer parameter update must take effect
3116  * immediately.
3117  */
3118 void
3119 ahd_set_syncrate(struct ahd_softc *ahd, struct ahd_devinfo *devinfo,
3120                  u_int period, u_int offset, u_int ppr_options,
3121                  u_int type, int paused)
3122 {
3123         struct  ahd_initiator_tinfo *tinfo;
3124         struct  ahd_tmode_tstate *tstate;
3125         u_int   old_period;
3126         u_int   old_offset;
3127         u_int   old_ppr;
3128         int     active;
3129         int     update_needed;
3130
3131         active = (type & AHD_TRANS_ACTIVE) == AHD_TRANS_ACTIVE;
3132         update_needed = 0;
3133
3134         if (period == 0 || offset == 0) {
3135                 period = 0;
3136                 offset = 0;
3137         }
3138
3139         tinfo = ahd_fetch_transinfo(ahd, devinfo->channel, devinfo->our_scsiid,
3140                                     devinfo->target, &tstate);
3141
3142         if ((type & AHD_TRANS_USER) != 0) {
3143                 tinfo->user.period = period;
3144                 tinfo->user.offset = offset;
3145                 tinfo->user.ppr_options = ppr_options;
3146         }
3147
3148         if ((type & AHD_TRANS_GOAL) != 0) {
3149                 tinfo->goal.period = period;
3150                 tinfo->goal.offset = offset;
3151                 tinfo->goal.ppr_options = ppr_options;
3152         }
3153
3154         old_period = tinfo->curr.period;
3155         old_offset = tinfo->curr.offset;
3156         old_ppr    = tinfo->curr.ppr_options;
3157
3158         if ((type & AHD_TRANS_CUR) != 0
3159          && (old_period != period
3160           || old_offset != offset
3161           || old_ppr != ppr_options)) {
3162
3163                 update_needed++;
3164
3165                 tinfo->curr.period = period;
3166                 tinfo->curr.offset = offset;
3167                 tinfo->curr.ppr_options = ppr_options;
3168
3169                 ahd_send_async(ahd, devinfo->channel, devinfo->target,
3170                                CAM_LUN_WILDCARD, AC_TRANSFER_NEG);
3171                 if (bootverbose) {
3172                         if (offset != 0) {
3173                                 int options;
3174
3175                                 printf("%s: target %d synchronous with "
3176                                        "period = 0x%x, offset = 0x%x",
3177                                        ahd_name(ahd), devinfo->target,
3178                                        period, offset);
3179                                 options = 0;
3180                                 if ((ppr_options & MSG_EXT_PPR_RD_STRM) != 0) {
3181                                         printf("(RDSTRM");
3182                                         options++;
3183                                 }
3184                                 if ((ppr_options & MSG_EXT_PPR_DT_REQ) != 0) {
3185                                         printf("%s", options ? "|DT" : "(DT");
3186                                         options++;
3187                                 }
3188                                 if ((ppr_options & MSG_EXT_PPR_IU_REQ) != 0) {
3189                                         printf("%s", options ? "|IU" : "(IU");
3190                                         options++;
3191                                 }
3192                                 if ((ppr_options & MSG_EXT_PPR_RTI) != 0) {
3193                                         printf("%s", options ? "|RTI" : "(RTI");
3194                                         options++;
3195                                 }
3196                                 if ((ppr_options & MSG_EXT_PPR_QAS_REQ) != 0) {
3197                                         printf("%s", options ? "|QAS" : "(QAS");
3198                                         options++;
3199                                 }
3200                                 if (options != 0)
3201                                         printf(")\n");
3202                                 else
3203                                         printf("\n");
3204                         } else {
3205                                 printf("%s: target %d using "
3206                                        "asynchronous transfers%s\n",
3207                                        ahd_name(ahd), devinfo->target,
3208                                        (ppr_options & MSG_EXT_PPR_QAS_REQ) != 0
3209                                      ?  "(QAS)" : "");
3210                         }
3211                 }
3212         }
3213         /*
3214          * Always refresh the neg-table to handle the case of the
3215          * sequencer setting the ENATNO bit for a MK_MESSAGE request.
3216          * We will always renegotiate in that case if this is a
3217          * packetized request.  Also manage the busfree expected flag
3218          * from this common routine so that we catch changes due to
3219          * WDTR or SDTR messages.
3220          */
3221         if ((type & AHD_TRANS_CUR) != 0) {
3222                 if (!paused)
3223                         ahd_pause(ahd);
3224                 ahd_update_neg_table(ahd, devinfo, &tinfo->curr);
3225                 if (!paused)
3226                         ahd_unpause(ahd);
3227                 if (ahd->msg_type != MSG_TYPE_NONE) {
3228                         if ((old_ppr & MSG_EXT_PPR_IU_REQ)
3229                          != (ppr_options & MSG_EXT_PPR_IU_REQ)) {
3230 #ifdef AHD_DEBUG
3231                                 if ((ahd_debug & AHD_SHOW_MESSAGES) != 0) {
3232                                         ahd_print_devinfo(ahd, devinfo);
3233                                         printf("Expecting IU Change busfree\n");
3234                                 }
3235 #endif
3236                                 ahd->msg_flags |= MSG_FLAG_EXPECT_PPR_BUSFREE
3237                                                |  MSG_FLAG_IU_REQ_CHANGED;
3238                         }
3239                         if ((old_ppr & MSG_EXT_PPR_IU_REQ) != 0) {
3240 #ifdef AHD_DEBUG
3241                                 if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
3242                                         printf("PPR with IU_REQ outstanding\n");
3243 #endif
3244                                 ahd->msg_flags |= MSG_FLAG_EXPECT_PPR_BUSFREE;
3245                         }
3246                 }
3247         }
3248
3249         update_needed += ahd_update_neg_request(ahd, devinfo, tstate,
3250                                                 tinfo, AHD_NEG_TO_GOAL);
3251
3252         if (update_needed && active)
3253                 ahd_update_pending_scbs(ahd);
3254 }
3255
3256 /*
3257  * Update the user/goal/curr tables of wide negotiation
3258  * parameters as well as, in the case of a current or active update,
3259  * any data structures on the host controller.  In the case of an
3260  * active update, the specified target is currently talking to us on
3261  * the bus, so the transfer parameter update must take effect
3262  * immediately.
3263  */
3264 void
3265 ahd_set_width(struct ahd_softc *ahd, struct ahd_devinfo *devinfo,
3266               u_int width, u_int type, int paused)
3267 {
3268         struct  ahd_initiator_tinfo *tinfo;
3269         struct  ahd_tmode_tstate *tstate;
3270         u_int   oldwidth;
3271         int     active;
3272         int     update_needed;
3273
3274         active = (type & AHD_TRANS_ACTIVE) == AHD_TRANS_ACTIVE;
3275         update_needed = 0;
3276         tinfo = ahd_fetch_transinfo(ahd, devinfo->channel, devinfo->our_scsiid,
3277                                     devinfo->target, &tstate);
3278
3279         if ((type & AHD_TRANS_USER) != 0)
3280                 tinfo->user.width = width;
3281
3282         if ((type & AHD_TRANS_GOAL) != 0)
3283                 tinfo->goal.width = width;
3284
3285         oldwidth = tinfo->curr.width;
3286         if ((type & AHD_TRANS_CUR) != 0 && oldwidth != width) {
3287
3288                 update_needed++;
3289
3290                 tinfo->curr.width = width;
3291                 ahd_send_async(ahd, devinfo->channel, devinfo->target,
3292                                CAM_LUN_WILDCARD, AC_TRANSFER_NEG);
3293                 if (bootverbose) {
3294                         printf("%s: target %d using %dbit transfers\n",
3295                                ahd_name(ahd), devinfo->target,
3296                                8 * (0x01 << width));
3297                 }
3298         }
3299
3300         if ((type & AHD_TRANS_CUR) != 0) {
3301                 if (!paused)
3302                         ahd_pause(ahd);
3303                 ahd_update_neg_table(ahd, devinfo, &tinfo->curr);
3304                 if (!paused)
3305                         ahd_unpause(ahd);
3306         }
3307
3308         update_needed += ahd_update_neg_request(ahd, devinfo, tstate,
3309                                                 tinfo, AHD_NEG_TO_GOAL);
3310         if (update_needed && active)
3311                 ahd_update_pending_scbs(ahd);
3312
3313 }
3314
3315 /*
3316  * Update the current state of tagged queuing for a given target.
3317  */
3318 static void
3319 ahd_set_tags(struct ahd_softc *ahd, struct scsi_cmnd *cmd,
3320              struct ahd_devinfo *devinfo, ahd_queue_alg alg)
3321 {
3322         struct scsi_device *sdev = cmd->device;
3323
3324         ahd_platform_set_tags(ahd, sdev, devinfo, alg);
3325         ahd_send_async(ahd, devinfo->channel, devinfo->target,
3326                        devinfo->lun, AC_TRANSFER_NEG);
3327 }
3328
3329 static void
3330 ahd_update_neg_table(struct ahd_softc *ahd, struct ahd_devinfo *devinfo,
3331                      struct ahd_transinfo *tinfo)
3332 {
3333         ahd_mode_state  saved_modes;
3334         u_int           period;
3335         u_int           ppr_opts;
3336         u_int           con_opts;
3337         u_int           offset;
3338         u_int           saved_negoaddr;
3339         uint8_t         iocell_opts[sizeof(ahd->iocell_opts)];
3340
3341         saved_modes = ahd_save_modes(ahd);
3342         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
3343
3344         saved_negoaddr = ahd_inb(ahd, NEGOADDR);
3345         ahd_outb(ahd, NEGOADDR, devinfo->target);
3346         period = tinfo->period;
3347         offset = tinfo->offset;
3348         memcpy(iocell_opts, ahd->iocell_opts, sizeof(ahd->iocell_opts));
3349         ppr_opts = tinfo->ppr_options & (MSG_EXT_PPR_QAS_REQ|MSG_EXT_PPR_DT_REQ
3350                                         |MSG_EXT_PPR_IU_REQ|MSG_EXT_PPR_RTI);
3351         con_opts = 0;
3352         if (period == 0)
3353                 period = AHD_SYNCRATE_ASYNC;
3354         if (period == AHD_SYNCRATE_160) {
3355
3356                 if ((ahd->bugs & AHD_PACED_NEGTABLE_BUG) != 0) {
3357                         /*
3358                          * When the SPI4 spec was finalized, PACE transfers
3359                          * was not made a configurable option in the PPR
3360                          * message.  Instead it is assumed to be enabled for
3361                          * any syncrate faster than 80MHz.  Nevertheless,
3362                          * Harpoon2A4 allows this to be configurable.
3363                          *
3364                          * Harpoon2A4 also assumes at most 2 data bytes per
3365                          * negotiated REQ/ACK offset.  Paced transfers take
3366                          * 4, so we must adjust our offset.
3367                          */
3368                         ppr_opts |= PPROPT_PACE;
3369                         offset *= 2;
3370
3371                         /*
3372                          * Harpoon2A assumed that there would be a
3373                          * fallback rate between 160MHz and 80Mhz,
3374                          * so 7 is used as the period factor rather
3375                          * than 8 for 160MHz.
3376                          */
3377                         period = AHD_SYNCRATE_REVA_160;
3378                 }
3379                 if ((tinfo->ppr_options & MSG_EXT_PPR_PCOMP_EN) == 0)
3380                         iocell_opts[AHD_PRECOMP_SLEW_INDEX] &=
3381                             ~AHD_PRECOMP_MASK;
3382         } else {
3383                 /*
3384                  * Precomp should be disabled for non-paced transfers.
3385                  */
3386                 iocell_opts[AHD_PRECOMP_SLEW_INDEX] &= ~AHD_PRECOMP_MASK;
3387
3388                 if ((ahd->features & AHD_NEW_IOCELL_OPTS) != 0
3389                  && (ppr_opts & MSG_EXT_PPR_DT_REQ) != 0
3390                  && (ppr_opts & MSG_EXT_PPR_IU_REQ) == 0) {
3391                         /*
3392                          * Slow down our CRC interval to be
3393                          * compatible with non-packetized
3394                          * U160 devices that can't handle a
3395                          * CRC at full speed.
3396                          */
3397                         con_opts |= ENSLOWCRC;
3398                 }
3399
3400                 if ((ahd->bugs & AHD_PACED_NEGTABLE_BUG) != 0) {
3401                         /*
3402                          * On H2A4, revert to a slower slewrate
3403                          * on non-paced transfers.
3404                          */
3405                         iocell_opts[AHD_PRECOMP_SLEW_INDEX] &=
3406                             ~AHD_SLEWRATE_MASK;
3407                 }
3408         }
3409
3410         ahd_outb(ahd, ANNEXCOL, AHD_ANNEXCOL_PRECOMP_SLEW);
3411         ahd_outb(ahd, ANNEXDAT, iocell_opts[AHD_PRECOMP_SLEW_INDEX]);
3412         ahd_outb(ahd, ANNEXCOL, AHD_ANNEXCOL_AMPLITUDE);
3413         ahd_outb(ahd, ANNEXDAT, iocell_opts[AHD_AMPLITUDE_INDEX]);
3414
3415         ahd_outb(ahd, NEGPERIOD, period);
3416         ahd_outb(ahd, NEGPPROPTS, ppr_opts);
3417         ahd_outb(ahd, NEGOFFSET, offset);
3418
3419         if (tinfo->width == MSG_EXT_WDTR_BUS_16_BIT)
3420                 con_opts |= WIDEXFER;
3421
3422         /*
3423          * Slow down our CRC interval to be
3424          * compatible with packetized U320 devices
3425          * that can't handle a CRC at full speed
3426          */
3427         if (ahd->features & AHD_AIC79XXB_SLOWCRC) {
3428                 con_opts |= ENSLOWCRC;
3429         }
3430
3431         /*
3432          * During packetized transfers, the target will
3433          * give us the oportunity to send command packets
3434          * without us asserting attention.
3435          */
3436         if ((tinfo->ppr_options & MSG_EXT_PPR_IU_REQ) == 0)
3437                 con_opts |= ENAUTOATNO;
3438         ahd_outb(ahd, NEGCONOPTS, con_opts);
3439         ahd_outb(ahd, NEGOADDR, saved_negoaddr);
3440         ahd_restore_modes(ahd, saved_modes);
3441 }
3442
3443 /*
3444  * When the transfer settings for a connection change, setup for
3445  * negotiation in pending SCBs to effect the change as quickly as
3446  * possible.  We also cancel any negotiations that are scheduled
3447  * for inflight SCBs that have not been started yet.
3448  */
3449 static void
3450 ahd_update_pending_scbs(struct ahd_softc *ahd)
3451 {
3452         struct          scb *pending_scb;
3453         int             pending_scb_count;
3454         int             paused;
3455         u_int           saved_scbptr;
3456         ahd_mode_state  saved_modes;
3457
3458         /*
3459          * Traverse the pending SCB list and ensure that all of the
3460          * SCBs there have the proper settings.  We can only safely
3461          * clear the negotiation required flag (setting requires the
3462          * execution queue to be modified) and this is only possible
3463          * if we are not already attempting to select out for this
3464          * SCB.  For this reason, all callers only call this routine
3465          * if we are changing the negotiation settings for the currently
3466          * active transaction on the bus.
3467          */
3468         pending_scb_count = 0;
3469         LIST_FOREACH(pending_scb, &ahd->pending_scbs, pending_links) {
3470                 struct ahd_devinfo devinfo;
3471                 struct ahd_initiator_tinfo *tinfo;
3472                 struct ahd_tmode_tstate *tstate;
3473
3474                 ahd_scb_devinfo(ahd, &devinfo, pending_scb);
3475                 tinfo = ahd_fetch_transinfo(ahd, devinfo.channel,
3476                                             devinfo.our_scsiid,
3477                                             devinfo.target, &tstate);
3478                 if ((tstate->auto_negotiate & devinfo.target_mask) == 0
3479                  && (pending_scb->flags & SCB_AUTO_NEGOTIATE) != 0) {
3480                         pending_scb->flags &= ~SCB_AUTO_NEGOTIATE;
3481                         pending_scb->hscb->control &= ~MK_MESSAGE;
3482                 }
3483                 ahd_sync_scb(ahd, pending_scb,
3484                              BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE);
3485                 pending_scb_count++;
3486         }
3487
3488         if (pending_scb_count == 0)
3489                 return;
3490
3491         if (ahd_is_paused(ahd)) {
3492                 paused = 1;
3493         } else {
3494                 paused = 0;
3495                 ahd_pause(ahd);
3496         }
3497
3498         /*
3499          * Force the sequencer to reinitialize the selection for
3500          * the command at the head of the execution queue if it
3501          * has already been setup.  The negotiation changes may
3502          * effect whether we select-out with ATN.  It is only
3503          * safe to clear ENSELO when the bus is not free and no
3504          * selection is in progres or completed.
3505          */
3506         saved_modes = ahd_save_modes(ahd);
3507         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
3508         if ((ahd_inb(ahd, SCSISIGI) & BSYI) != 0
3509          && (ahd_inb(ahd, SSTAT0) & (SELDO|SELINGO)) == 0)
3510                 ahd_outb(ahd, SCSISEQ0, ahd_inb(ahd, SCSISEQ0) & ~ENSELO);
3511         saved_scbptr = ahd_get_scbptr(ahd);
3512         /* Ensure that the hscbs down on the card match the new information */
3513         LIST_FOREACH(pending_scb, &ahd->pending_scbs, pending_links) {
3514                 u_int   scb_tag;
3515                 u_int   control;
3516
3517                 scb_tag = SCB_GET_TAG(pending_scb);
3518                 ahd_set_scbptr(ahd, scb_tag);
3519                 control = ahd_inb_scbram(ahd, SCB_CONTROL);
3520                 control &= ~MK_MESSAGE;
3521                 control |= pending_scb->hscb->control & MK_MESSAGE;
3522                 ahd_outb(ahd, SCB_CONTROL, control);
3523         }
3524         ahd_set_scbptr(ahd, saved_scbptr);
3525         ahd_restore_modes(ahd, saved_modes);
3526
3527         if (paused == 0)
3528                 ahd_unpause(ahd);
3529 }
3530
3531 /**************************** Pathing Information *****************************/
3532 static void
3533 ahd_fetch_devinfo(struct ahd_softc *ahd, struct ahd_devinfo *devinfo)
3534 {
3535         ahd_mode_state  saved_modes;
3536         u_int           saved_scsiid;
3537         role_t          role;
3538         int             our_id;
3539
3540         saved_modes = ahd_save_modes(ahd);
3541         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
3542
3543         if (ahd_inb(ahd, SSTAT0) & TARGET)
3544                 role = ROLE_TARGET;
3545         else
3546                 role = ROLE_INITIATOR;
3547
3548         if (role == ROLE_TARGET
3549          && (ahd_inb(ahd, SEQ_FLAGS) & CMDPHASE_PENDING) != 0) {
3550                 /* We were selected, so pull our id from TARGIDIN */
3551                 our_id = ahd_inb(ahd, TARGIDIN) & OID;
3552         } else if (role == ROLE_TARGET)
3553                 our_id = ahd_inb(ahd, TOWNID);
3554         else
3555                 our_id = ahd_inb(ahd, IOWNID);
3556
3557         saved_scsiid = ahd_inb(ahd, SAVED_SCSIID);
3558         ahd_compile_devinfo(devinfo,
3559                             our_id,
3560                             SCSIID_TARGET(ahd, saved_scsiid),
3561                             ahd_inb(ahd, SAVED_LUN),
3562                             SCSIID_CHANNEL(ahd, saved_scsiid),
3563                             role);
3564         ahd_restore_modes(ahd, saved_modes);
3565 }
3566
3567 void
3568 ahd_print_devinfo(struct ahd_softc *ahd, struct ahd_devinfo *devinfo)
3569 {
3570         printf("%s:%c:%d:%d: ", ahd_name(ahd), 'A',
3571                devinfo->target, devinfo->lun);
3572 }
3573
3574 static struct ahd_phase_table_entry*
3575 ahd_lookup_phase_entry(int phase)
3576 {
3577         struct ahd_phase_table_entry *entry;
3578         struct ahd_phase_table_entry *last_entry;
3579
3580         /*
3581          * num_phases doesn't include the default entry which
3582          * will be returned if the phase doesn't match.
3583          */
3584         last_entry = &ahd_phase_table[num_phases];
3585         for (entry = ahd_phase_table; entry < last_entry; entry++) {
3586                 if (phase == entry->phase)
3587                         break;
3588         }
3589         return (entry);
3590 }
3591
3592 void
3593 ahd_compile_devinfo(struct ahd_devinfo *devinfo, u_int our_id, u_int target,
3594                     u_int lun, char channel, role_t role)
3595 {
3596         devinfo->our_scsiid = our_id;
3597         devinfo->target = target;
3598         devinfo->lun = lun;
3599         devinfo->target_offset = target;
3600         devinfo->channel = channel;
3601         devinfo->role = role;
3602         if (channel == 'B')
3603                 devinfo->target_offset += 8;
3604         devinfo->target_mask = (0x01 << devinfo->target_offset);
3605 }
3606
3607 static void
3608 ahd_scb_devinfo(struct ahd_softc *ahd, struct ahd_devinfo *devinfo,
3609                 struct scb *scb)
3610 {
3611         role_t  role;
3612         int     our_id;
3613
3614         our_id = SCSIID_OUR_ID(scb->hscb->scsiid);
3615         role = ROLE_INITIATOR;
3616         if ((scb->hscb->control & TARGET_SCB) != 0)
3617                 role = ROLE_TARGET;
3618         ahd_compile_devinfo(devinfo, our_id, SCB_GET_TARGET(ahd, scb),
3619                             SCB_GET_LUN(scb), SCB_GET_CHANNEL(ahd, scb), role);
3620 }
3621
3622
3623 /************************ Message Phase Processing ****************************/
3624 /*
3625  * When an initiator transaction with the MK_MESSAGE flag either reconnects
3626  * or enters the initial message out phase, we are interrupted.  Fill our
3627  * outgoing message buffer with the appropriate message and beging handing
3628  * the message phase(s) manually.
3629  */
3630 static void
3631 ahd_setup_initiator_msgout(struct ahd_softc *ahd, struct ahd_devinfo *devinfo,
3632                            struct scb *scb)
3633 {
3634         /*
3635          * To facilitate adding multiple messages together,
3636          * each routine should increment the index and len
3637          * variables instead of setting them explicitly.
3638          */
3639         ahd->msgout_index = 0;
3640         ahd->msgout_len = 0;
3641
3642         if (ahd_currently_packetized(ahd))
3643                 ahd->msg_flags |= MSG_FLAG_PACKETIZED;
3644
3645         if (ahd->send_msg_perror
3646          && ahd_inb(ahd, MSG_OUT) == HOST_MSG) {
3647                 ahd->msgout_buf[ahd->msgout_index++] = ahd->send_msg_perror;
3648                 ahd->msgout_len++;
3649                 ahd->msg_type = MSG_TYPE_INITIATOR_MSGOUT;
3650 #ifdef AHD_DEBUG
3651                 if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
3652                         printf("Setting up for Parity Error delivery\n");
3653 #endif
3654                 return;
3655         } else if (scb == NULL) {
3656                 printf("%s: WARNING. No pending message for "
3657                        "I_T msgin.  Issuing NO-OP\n", ahd_name(ahd));
3658                 ahd->msgout_buf[ahd->msgout_index++] = MSG_NOOP;
3659                 ahd->msgout_len++;
3660                 ahd->msg_type = MSG_TYPE_INITIATOR_MSGOUT;
3661                 return;
3662         }
3663
3664         if ((scb->flags & SCB_DEVICE_RESET) == 0
3665          && (scb->flags & SCB_PACKETIZED) == 0
3666          && ahd_inb(ahd, MSG_OUT) == MSG_IDENTIFYFLAG) {
3667                 u_int identify_msg;
3668
3669                 identify_msg = MSG_IDENTIFYFLAG | SCB_GET_LUN(scb);
3670                 if ((scb->hscb->control & DISCENB) != 0)
3671                         identify_msg |= MSG_IDENTIFY_DISCFLAG;
3672                 ahd->msgout_buf[ahd->msgout_index++] = identify_msg;
3673                 ahd->msgout_len++;
3674
3675                 if ((scb->hscb->control & TAG_ENB) != 0) {
3676                         ahd->msgout_buf[ahd->msgout_index++] =
3677                             scb->hscb->control & (TAG_ENB|SCB_TAG_TYPE);
3678                         ahd->msgout_buf[ahd->msgout_index++] = SCB_GET_TAG(scb);
3679                         ahd->msgout_len += 2;
3680                 }
3681         }
3682
3683         if (scb->flags & SCB_DEVICE_RESET) {
3684                 ahd->msgout_buf[ahd->msgout_index++] = MSG_BUS_DEV_RESET;
3685                 ahd->msgout_len++;
3686                 ahd_print_path(ahd, scb);
3687                 printf("Bus Device Reset Message Sent\n");
3688                 /*
3689                  * Clear our selection hardware in advance of
3690                  * the busfree.  We may have an entry in the waiting
3691                  * Q for this target, and we don't want to go about
3692                  * selecting while we handle the busfree and blow it
3693                  * away.
3694                  */
3695                 ahd_outb(ahd, SCSISEQ0, 0);
3696         } else if ((scb->flags & SCB_ABORT) != 0) {
3697
3698                 if ((scb->hscb->control & TAG_ENB) != 0) {
3699                         ahd->msgout_buf[ahd->msgout_index++] = MSG_ABORT_TAG;
3700                 } else {
3701                         ahd->msgout_buf[ahd->msgout_index++] = MSG_ABORT;
3702                 }
3703                 ahd->msgout_len++;
3704                 ahd_print_path(ahd, scb);
3705                 printf("Abort%s Message Sent\n",
3706                        (scb->hscb->control & TAG_ENB) != 0 ? " Tag" : "");
3707                 /*
3708                  * Clear our selection hardware in advance of
3709                  * the busfree.  We may have an entry in the waiting
3710                  * Q for this target, and we don't want to go about
3711                  * selecting while we handle the busfree and blow it
3712                  * away.
3713                  */
3714                 ahd_outb(ahd, SCSISEQ0, 0);
3715         } else if ((scb->flags & (SCB_AUTO_NEGOTIATE|SCB_NEGOTIATE)) != 0) {
3716                 ahd_build_transfer_msg(ahd, devinfo);
3717                 /*
3718                  * Clear our selection hardware in advance of potential
3719                  * PPR IU status change busfree.  We may have an entry in
3720                  * the waiting Q for this target, and we don't want to go
3721                  * about selecting while we handle the busfree and blow
3722                  * it away.
3723                  */
3724                 ahd_outb(ahd, SCSISEQ0, 0);
3725         } else {
3726                 printf("ahd_intr: AWAITING_MSG for an SCB that "
3727                        "does not have a waiting message\n");
3728                 printf("SCSIID = %x, target_mask = %x\n", scb->hscb->scsiid,
3729                        devinfo->target_mask);
3730                 panic("SCB = %d, SCB Control = %x:%x, MSG_OUT = %x "
3731                       "SCB flags = %x", SCB_GET_TAG(scb), scb->hscb->control,
3732                       ahd_inb_scbram(ahd, SCB_CONTROL), ahd_inb(ahd, MSG_OUT),
3733                       scb->flags);
3734         }
3735
3736         /*
3737          * Clear the MK_MESSAGE flag from the SCB so we aren't
3738          * asked to send this message again.
3739          */
3740         ahd_outb(ahd, SCB_CONTROL,
3741                  ahd_inb_scbram(ahd, SCB_CONTROL) & ~MK_MESSAGE);
3742         scb->hscb->control &= ~MK_MESSAGE;
3743         ahd->msgout_index = 0;
3744         ahd->msg_type = MSG_TYPE_INITIATOR_MSGOUT;
3745 }
3746
3747 /*
3748  * Build an appropriate transfer negotiation message for the
3749  * currently active target.
3750  */
3751 static void
3752 ahd_build_transfer_msg(struct ahd_softc *ahd, struct ahd_devinfo *devinfo)
3753 {
3754         /*
3755          * We need to initiate transfer negotiations.
3756          * If our current and goal settings are identical,
3757          * we want to renegotiate due to a check condition.
3758          */
3759         struct  ahd_initiator_tinfo *tinfo;
3760         struct  ahd_tmode_tstate *tstate;
3761         int     dowide;
3762         int     dosync;
3763         int     doppr;
3764         u_int   period;
3765         u_int   ppr_options;
3766         u_int   offset;
3767
3768         tinfo = ahd_fetch_transinfo(ahd, devinfo->channel, devinfo->our_scsiid,
3769                                     devinfo->target, &tstate);
3770         /*
3771          * Filter our period based on the current connection.
3772          * If we can't perform DT transfers on this segment (not in LVD
3773          * mode for instance), then our decision to issue a PPR message
3774          * may change.
3775          */
3776         period = tinfo->goal.period;
3777         offset = tinfo->goal.offset;
3778         ppr_options = tinfo->goal.ppr_options;
3779         /* Target initiated PPR is not allowed in the SCSI spec */
3780         if (devinfo->role == ROLE_TARGET)
3781                 ppr_options = 0;
3782         ahd_devlimited_syncrate(ahd, tinfo, &period,
3783                                 &ppr_options, devinfo->role);
3784         dowide = tinfo->curr.width != tinfo->goal.width;
3785         dosync = tinfo->curr.offset != offset || tinfo->curr.period != period;
3786         /*
3787          * Only use PPR if we have options that need it, even if the device
3788          * claims to support it.  There might be an expander in the way
3789          * that doesn't.
3790          */
3791         doppr = ppr_options != 0;
3792
3793         if (!dowide && !dosync && !doppr) {
3794                 dowide = tinfo->goal.width != MSG_EXT_WDTR_BUS_8_BIT;
3795                 dosync = tinfo->goal.offset != 0;
3796         }
3797
3798         if (!dowide && !dosync && !doppr) {
3799                 /*
3800                  * Force async with a WDTR message if we have a wide bus,
3801                  * or just issue an SDTR with a 0 offset.
3802                  */
3803                 if ((ahd->features & AHD_WIDE) != 0)
3804                         dowide = 1;
3805                 else
3806                         dosync = 1;
3807
3808                 if (bootverbose) {
3809                         ahd_print_devinfo(ahd, devinfo);
3810                         printf("Ensuring async\n");
3811                 }
3812         }
3813         /* Target initiated PPR is not allowed in the SCSI spec */
3814         if (devinfo->role == ROLE_TARGET)
3815                 doppr = 0;
3816
3817         /*
3818          * Both the PPR message and SDTR message require the
3819          * goal syncrate to be limited to what the target device
3820          * is capable of handling (based on whether an LVD->SE
3821          * expander is on the bus), so combine these two cases.
3822          * Regardless, guarantee that if we are using WDTR and SDTR
3823          * messages that WDTR comes first.
3824          */
3825         if (doppr || (dosync && !dowide)) {
3826
3827                 offset = tinfo->goal.offset;
3828                 ahd_validate_offset(ahd, tinfo, period, &offset,
3829                                     doppr ? tinfo->goal.width
3830                                           : tinfo->curr.width,
3831                                     devinfo->role);
3832                 if (doppr) {
3833                         ahd_construct_ppr(ahd, devinfo, period, offset,
3834                                           tinfo->goal.width, ppr_options);
3835                 } else {
3836                         ahd_construct_sdtr(ahd, devinfo, period, offset);
3837                 }
3838         } else {
3839                 ahd_construct_wdtr(ahd, devinfo, tinfo->goal.width);
3840         }
3841 }
3842
3843 /*
3844  * Build a synchronous negotiation message in our message
3845  * buffer based on the input parameters.
3846  */
3847 static void
3848 ahd_construct_sdtr(struct ahd_softc *ahd, struct ahd_devinfo *devinfo,
3849                    u_int period, u_int offset)
3850 {
3851         if (offset == 0)
3852                 period = AHD_ASYNC_XFER_PERIOD;
3853         ahd->msgout_index += spi_populate_sync_msg(
3854                         ahd->msgout_buf + ahd->msgout_index, period, offset);
3855         ahd->msgout_len += 5;
3856         if (bootverbose) {
3857                 printf("(%s:%c:%d:%d): Sending SDTR period %x, offset %x\n",
3858                        ahd_name(ahd), devinfo->channel, devinfo->target,
3859                        devinfo->lun, period, offset);
3860         }
3861 }
3862
3863 /*
3864  * Build a wide negotiateion message in our message
3865  * buffer based on the input parameters.
3866  */
3867 static void
3868 ahd_construct_wdtr(struct ahd_softc *ahd, struct ahd_devinfo *devinfo,
3869                    u_int bus_width)
3870 {
3871         ahd->msgout_index += spi_populate_width_msg(
3872                         ahd->msgout_buf + ahd->msgout_index, bus_width);
3873         ahd->msgout_len += 4;
3874         if (bootverbose) {
3875                 printf("(%s:%c:%d:%d): Sending WDTR %x\n",
3876                        ahd_name(ahd), devinfo->channel, devinfo->target,
3877                        devinfo->lun, bus_width);
3878         }
3879 }
3880
3881 /*
3882  * Build a parallel protocol request message in our message
3883  * buffer based on the input parameters.
3884  */
3885 static void
3886 ahd_construct_ppr(struct ahd_softc *ahd, struct ahd_devinfo *devinfo,
3887                   u_int period, u_int offset, u_int bus_width,
3888                   u_int ppr_options)
3889 {
3890         /*
3891          * Always request precompensation from
3892          * the other target if we are running
3893          * at paced syncrates.
3894          */
3895         if (period <= AHD_SYNCRATE_PACED)
3896                 ppr_options |= MSG_EXT_PPR_PCOMP_EN;
3897         if (offset == 0)
3898                 period = AHD_ASYNC_XFER_PERIOD;
3899         ahd->msgout_index += spi_populate_ppr_msg(
3900                         ahd->msgout_buf + ahd->msgout_index, period, offset,
3901                         bus_width, ppr_options);
3902         ahd->msgout_len += 8;
3903         if (bootverbose) {
3904                 printf("(%s:%c:%d:%d): Sending PPR bus_width %x, period %x, "
3905                        "offset %x, ppr_options %x\n", ahd_name(ahd),
3906                        devinfo->channel, devinfo->target, devinfo->lun,
3907                        bus_width, period, offset, ppr_options);
3908         }
3909 }
3910
3911 /*
3912  * Clear any active message state.
3913  */
3914 static void
3915 ahd_clear_msg_state(struct ahd_softc *ahd)
3916 {
3917         ahd_mode_state saved_modes;
3918
3919         saved_modes = ahd_save_modes(ahd);
3920         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
3921         ahd->send_msg_perror = 0;
3922         ahd->msg_flags = MSG_FLAG_NONE;
3923         ahd->msgout_len = 0;
3924         ahd->msgin_index = 0;
3925         ahd->msg_type = MSG_TYPE_NONE;
3926         if ((ahd_inb(ahd, SCSISIGO) & ATNO) != 0) {
3927                 /*
3928                  * The target didn't care to respond to our
3929                  * message request, so clear ATN.
3930                  */
3931                 ahd_outb(ahd, CLRSINT1, CLRATNO);
3932         }
3933         ahd_outb(ahd, MSG_OUT, MSG_NOOP);
3934         ahd_outb(ahd, SEQ_FLAGS2,
3935                  ahd_inb(ahd, SEQ_FLAGS2) & ~TARGET_MSG_PENDING);
3936         ahd_restore_modes(ahd, saved_modes);
3937 }
3938
3939 /*
3940  * Manual message loop handler.
3941  */
3942 static void
3943 ahd_handle_message_phase(struct ahd_softc *ahd)
3944 {
3945         struct  ahd_devinfo devinfo;
3946         u_int   bus_phase;
3947         int     end_session;
3948
3949         ahd_fetch_devinfo(ahd, &devinfo);
3950         end_session = FALSE;
3951         bus_phase = ahd_inb(ahd, LASTPHASE);
3952
3953         if ((ahd_inb(ahd, LQISTAT2) & LQIPHASE_OUTPKT) != 0) {
3954                 printf("LQIRETRY for LQIPHASE_OUTPKT\n");
3955                 ahd_outb(ahd, LQCTL2, LQIRETRY);
3956         }
3957 reswitch:
3958         switch (ahd->msg_type) {
3959         case MSG_TYPE_INITIATOR_MSGOUT:
3960         {
3961                 int lastbyte;
3962                 int phasemis;
3963                 int msgdone;
3964
3965                 if (ahd->msgout_len == 0 && ahd->send_msg_perror == 0)
3966                         panic("HOST_MSG_LOOP interrupt with no active message");
3967
3968 #ifdef AHD_DEBUG
3969                 if ((ahd_debug & AHD_SHOW_MESSAGES) != 0) {
3970                         ahd_print_devinfo(ahd, &devinfo);
3971                         printf("INITIATOR_MSG_OUT");
3972                 }
3973 #endif
3974                 phasemis = bus_phase != P_MESGOUT;
3975                 if (phasemis) {
3976 #ifdef AHD_DEBUG
3977                         if ((ahd_debug & AHD_SHOW_MESSAGES) != 0) {
3978                                 printf(" PHASEMIS %s\n",
3979                                        ahd_lookup_phase_entry(bus_phase)
3980                                                              ->phasemsg);
3981                         }
3982 #endif
3983                         if (bus_phase == P_MESGIN) {
3984                                 /*
3985                                  * Change gears and see if
3986                                  * this messages is of interest to
3987                                  * us or should be passed back to
3988                                  * the sequencer.
3989                                  */
3990                                 ahd_outb(ahd, CLRSINT1, CLRATNO);
3991                                 ahd->send_msg_perror = 0;
3992                                 ahd->msg_type = MSG_TYPE_INITIATOR_MSGIN;
3993                                 ahd->msgin_index = 0;
3994                                 goto reswitch;
3995                         }
3996                         end_session = TRUE;
3997                         break;
3998                 }
3999
4000                 if (ahd->send_msg_perror) {
4001                         ahd_outb(ahd, CLRSINT1, CLRATNO);
4002                         ahd_outb(ahd, CLRSINT1, CLRREQINIT);
4003 #ifdef AHD_DEBUG
4004                         if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
4005                                 printf(" byte 0x%x\n", ahd->send_msg_perror);
4006 #endif
4007                         /*
4008                          * If we are notifying the target of a CRC error
4009                          * during packetized operations, the target is
4010                          * within its rights to acknowledge our message
4011                          * with a busfree.
4012                          */
4013                         if ((ahd->msg_flags & MSG_FLAG_PACKETIZED) != 0
4014                          && ahd->send_msg_perror == MSG_INITIATOR_DET_ERR)
4015                                 ahd->msg_flags |= MSG_FLAG_EXPECT_IDE_BUSFREE;
4016
4017                         ahd_outb(ahd, RETURN_2, ahd->send_msg_perror);
4018                         ahd_outb(ahd, RETURN_1, CONT_MSG_LOOP_WRITE);
4019                         break;
4020                 }
4021
4022                 msgdone = ahd->msgout_index == ahd->msgout_len;
4023                 if (msgdone) {
4024                         /*
4025                          * The target has requested a retry.
4026                          * Re-assert ATN, reset our message index to
4027                          * 0, and try again.
4028                          */
4029                         ahd->msgout_index = 0;
4030                         ahd_assert_atn(ahd);
4031                 }
4032
4033                 lastbyte = ahd->msgout_index == (ahd->msgout_len - 1);
4034                 if (lastbyte) {
4035                         /* Last byte is signified by dropping ATN */
4036                         ahd_outb(ahd, CLRSINT1, CLRATNO);
4037                 }
4038
4039                 /*
4040                  * Clear our interrupt status and present
4041                  * the next byte on the bus.
4042                  */
4043                 ahd_outb(ahd, CLRSINT1, CLRREQINIT);
4044 #ifdef AHD_DEBUG
4045                 if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
4046                         printf(" byte 0x%x\n",
4047                                ahd->msgout_buf[ahd->msgout_index]);
4048 #endif
4049                 ahd_outb(ahd, RETURN_2, ahd->msgout_buf[ahd->msgout_index++]);
4050                 ahd_outb(ahd, RETURN_1, CONT_MSG_LOOP_WRITE);
4051                 break;
4052         }
4053         case MSG_TYPE_INITIATOR_MSGIN:
4054         {
4055                 int phasemis;
4056                 int message_done;
4057
4058 #ifdef AHD_DEBUG
4059                 if ((ahd_debug & AHD_SHOW_MESSAGES) != 0) {
4060                         ahd_print_devinfo(ahd, &devinfo);
4061                         printf("INITIATOR_MSG_IN");
4062                 }
4063 #endif
4064                 phasemis = bus_phase != P_MESGIN;
4065                 if (phasemis) {
4066 #ifdef AHD_DEBUG
4067                         if ((ahd_debug & AHD_SHOW_MESSAGES) != 0) {
4068                                 printf(" PHASEMIS %s\n",
4069                                        ahd_lookup_phase_entry(bus_phase)
4070                                                              ->phasemsg);
4071                         }
4072 #endif
4073                         ahd->msgin_index = 0;
4074                         if (bus_phase == P_MESGOUT
4075                          && (ahd->send_msg_perror != 0
4076                           || (ahd->msgout_len != 0
4077                            && ahd->msgout_index == 0))) {
4078                                 ahd->msg_type = MSG_TYPE_INITIATOR_MSGOUT;
4079                                 goto reswitch;
4080                         }
4081                         end_session = TRUE;
4082                         break;
4083                 }
4084
4085                 /* Pull the byte in without acking it */
4086                 ahd->msgin_buf[ahd->msgin_index] = ahd_inb(ahd, SCSIBUS);
4087 #ifdef AHD_DEBUG
4088                 if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
4089                         printf(" byte 0x%x\n",
4090                                ahd->msgin_buf[ahd->msgin_index]);
4091 #endif
4092
4093                 message_done = ahd_parse_msg(ahd, &devinfo);
4094
4095                 if (message_done) {
4096                         /*
4097                          * Clear our incoming message buffer in case there
4098                          * is another message following this one.
4099                          */
4100                         ahd->msgin_index = 0;
4101
4102                         /*
4103                          * If this message illicited a response,
4104                          * assert ATN so the target takes us to the
4105                          * message out phase.
4106                          */
4107                         if (ahd->msgout_len != 0) {
4108 #ifdef AHD_DEBUG
4109                                 if ((ahd_debug & AHD_SHOW_MESSAGES) != 0) {
4110                                         ahd_print_devinfo(ahd, &devinfo);
4111                                         printf("Asserting ATN for response\n");
4112                                 }
4113 #endif
4114                                 ahd_assert_atn(ahd);
4115                         }
4116                 } else
4117                         ahd->msgin_index++;
4118
4119                 if (message_done == MSGLOOP_TERMINATED) {
4120                         end_session = TRUE;
4121                 } else {
4122                         /* Ack the byte */
4123                         ahd_outb(ahd, CLRSINT1, CLRREQINIT);
4124                         ahd_outb(ahd, RETURN_1, CONT_MSG_LOOP_READ);
4125                 }
4126                 break;
4127         }
4128         case MSG_TYPE_TARGET_MSGIN:
4129         {
4130                 int msgdone;
4131                 int msgout_request;
4132
4133                 /*
4134                  * By default, the message loop will continue.
4135                  */
4136                 ahd_outb(ahd, RETURN_1, CONT_MSG_LOOP_TARG);
4137
4138                 if (ahd->msgout_len == 0)
4139                         panic("Target MSGIN with no active message");
4140
4141                 /*
4142                  * If we interrupted a mesgout session, the initiator
4143                  * will not know this until our first REQ.  So, we
4144                  * only honor mesgout requests after we've sent our
4145                  * first byte.
4146                  */
4147                 if ((ahd_inb(ahd, SCSISIGI) & ATNI) != 0
4148                  && ahd->msgout_index > 0)
4149                         msgout_request = TRUE;
4150                 else
4151                         msgout_request = FALSE;
4152
4153                 if (msgout_request) {
4154
4155                         /*
4156                          * Change gears and see if
4157                          * this messages is of interest to
4158                          * us or should be passed back to
4159                          * the sequencer.
4160                          */
4161                         ahd->msg_type = MSG_TYPE_TARGET_MSGOUT;
4162                         ahd_outb(ahd, SCSISIGO, P_MESGOUT | BSYO);
4163                         ahd->msgin_index = 0;
4164                         /* Dummy read to REQ for first byte */
4165                         ahd_inb(ahd, SCSIDAT);
4166                         ahd_outb(ahd, SXFRCTL0,
4167                                  ahd_inb(ahd, SXFRCTL0) | SPIOEN);
4168                         break;
4169                 }
4170
4171                 msgdone = ahd->msgout_index == ahd->msgout_len;
4172                 if (msgdone) {
4173                         ahd_outb(ahd, SXFRCTL0,
4174                                  ahd_inb(ahd, SXFRCTL0) & ~SPIOEN);
4175                         end_session = TRUE;
4176                         break;
4177                 }
4178
4179                 /*
4180                  * Present the next byte on the bus.
4181                  */
4182                 ahd_outb(ahd, SXFRCTL0, ahd_inb(ahd, SXFRCTL0) | SPIOEN);
4183                 ahd_outb(ahd, SCSIDAT, ahd->msgout_buf[ahd->msgout_index++]);
4184                 break;
4185         }
4186         case MSG_TYPE_TARGET_MSGOUT:
4187         {
4188                 int lastbyte;
4189                 int msgdone;
4190
4191                 /*
4192                  * By default, the message loop will continue.
4193                  */
4194                 ahd_outb(ahd, RETURN_1, CONT_MSG_LOOP_TARG);
4195
4196                 /*
4197                  * The initiator signals that this is
4198                  * the last byte by dropping ATN.
4199                  */
4200                 lastbyte = (ahd_inb(ahd, SCSISIGI) & ATNI) == 0;
4201
4202                 /*
4203                  * Read the latched byte, but turn off SPIOEN first
4204                  * so that we don't inadvertently cause a REQ for the
4205                  * next byte.
4206                  */
4207                 ahd_outb(ahd, SXFRCTL0, ahd_inb(ahd, SXFRCTL0) & ~SPIOEN);
4208                 ahd->msgin_buf[ahd->msgin_index] = ahd_inb(ahd, SCSIDAT);
4209                 msgdone = ahd_parse_msg(ahd, &devinfo);
4210                 if (msgdone == MSGLOOP_TERMINATED) {
4211                         /*
4212                          * The message is *really* done in that it caused
4213                          * us to go to bus free.  The sequencer has already
4214                          * been reset at this point, so pull the ejection
4215                          * handle.
4216                          */
4217                         return;
4218                 }
4219
4220                 ahd->msgin_index++;
4221
4222                 /*
4223                  * XXX Read spec about initiator dropping ATN too soon
4224                  *     and use msgdone to detect it.
4225                  */
4226                 if (msgdone == MSGLOOP_MSGCOMPLETE) {
4227                         ahd->msgin_index = 0;
4228
4229                         /*
4230                          * If this message illicited a response, transition
4231                          * to the Message in phase and send it.
4232                          */
4233                         if (ahd->msgout_len != 0) {
4234                                 ahd_outb(ahd, SCSISIGO, P_MESGIN | BSYO);
4235                                 ahd_outb(ahd, SXFRCTL0,
4236                                          ahd_inb(ahd, SXFRCTL0) | SPIOEN);
4237                                 ahd->msg_type = MSG_TYPE_TARGET_MSGIN;
4238                                 ahd->msgin_index = 0;
4239                                 break;
4240                         }
4241                 }
4242
4243                 if (lastbyte)
4244                         end_session = TRUE;
4245                 else {
4246                         /* Ask for the next byte. */
4247                         ahd_outb(ahd, SXFRCTL0,
4248                                  ahd_inb(ahd, SXFRCTL0) | SPIOEN);
4249                 }
4250
4251                 break;
4252         }
4253         default:
4254                 panic("Unknown REQINIT message type");
4255         }
4256
4257         if (end_session) {
4258                 if ((ahd->msg_flags & MSG_FLAG_PACKETIZED) != 0) {
4259                         printf("%s: Returning to Idle Loop\n",
4260                                ahd_name(ahd));
4261                         ahd_clear_msg_state(ahd);
4262
4263                         /*
4264                          * Perform the equivalent of a clear_target_state.
4265                          */
4266                         ahd_outb(ahd, LASTPHASE, P_BUSFREE);
4267                         ahd_outb(ahd, SEQ_FLAGS, NOT_IDENTIFIED|NO_CDB_SENT);
4268                         ahd_outb(ahd, SEQCTL0, FASTMODE|SEQRESET);
4269                 } else {
4270                         ahd_clear_msg_state(ahd);
4271                         ahd_outb(ahd, RETURN_1, EXIT_MSG_LOOP);
4272                 }
4273         }
4274 }
4275
4276 /*
4277  * See if we sent a particular extended message to the target.
4278  * If "full" is true, return true only if the target saw the full
4279  * message.  If "full" is false, return true if the target saw at
4280  * least the first byte of the message.
4281  */
4282 static int
4283 ahd_sent_msg(struct ahd_softc *ahd, ahd_msgtype type, u_int msgval, int full)
4284 {
4285         int found;
4286         u_int index;
4287
4288         found = FALSE;
4289         index = 0;
4290
4291         while (index < ahd->msgout_len) {
4292                 if (ahd->msgout_buf[index] == MSG_EXTENDED) {
4293                         u_int end_index;
4294
4295                         end_index = index + 1 + ahd->msgout_buf[index + 1];
4296                         if (ahd->msgout_buf[index+2] == msgval
4297                          && type == AHDMSG_EXT) {
4298
4299                                 if (full) {
4300                                         if (ahd->msgout_index > end_index)
4301                                                 found = TRUE;
4302                                 } else if (ahd->msgout_index > index)
4303                                         found = TRUE;
4304                         }
4305                         index = end_index;
4306                 } else if (ahd->msgout_buf[index] >= MSG_SIMPLE_TASK
4307                         && ahd->msgout_buf[index] <= MSG_IGN_WIDE_RESIDUE) {
4308
4309                         /* Skip tag type and tag id or residue param*/
4310                         index += 2;
4311                 } else {
4312                         /* Single byte message */
4313                         if (type == AHDMSG_1B
4314                          && ahd->msgout_index > index
4315                          && (ahd->msgout_buf[index] == msgval
4316                           || ((ahd->msgout_buf[index] & MSG_IDENTIFYFLAG) != 0
4317                            && msgval == MSG_IDENTIFYFLAG)))
4318                                 found = TRUE;
4319                         index++;
4320                 }
4321
4322                 if (found)
4323                         break;
4324         }
4325         return (found);
4326 }
4327
4328 /*
4329  * Wait for a complete incoming message, parse it, and respond accordingly.
4330  */
4331 static int
4332 ahd_parse_msg(struct ahd_softc *ahd, struct ahd_devinfo *devinfo)
4333 {
4334         struct  ahd_initiator_tinfo *tinfo;
4335         struct  ahd_tmode_tstate *tstate;
4336         int     reject;
4337         int     done;
4338         int     response;
4339
4340         done = MSGLOOP_IN_PROG;
4341         response = FALSE;
4342         reject = FALSE;
4343         tinfo = ahd_fetch_transinfo(ahd, devinfo->channel, devinfo->our_scsiid,
4344                                     devinfo->target, &tstate);
4345
4346         /*
4347          * Parse as much of the message as is available,
4348          * rejecting it if we don't support it.  When
4349          * the entire message is available and has been
4350          * handled, return MSGLOOP_MSGCOMPLETE, indicating
4351          * that we have parsed an entire message.
4352          *
4353          * In the case of extended messages, we accept the length
4354          * byte outright and perform more checking once we know the
4355          * extended message type.
4356          */
4357         switch (ahd->msgin_buf[0]) {
4358         case MSG_DISCONNECT:
4359         case MSG_SAVEDATAPOINTER:
4360         case MSG_CMDCOMPLETE:
4361         case MSG_RESTOREPOINTERS:
4362         case MSG_IGN_WIDE_RESIDUE:
4363                 /*
4364                  * End our message loop as these are messages
4365                  * the sequencer handles on its own.
4366                  */
4367                 done = MSGLOOP_TERMINATED;
4368                 break;
4369         case MSG_MESSAGE_REJECT:
4370                 response = ahd_handle_msg_reject(ahd, devinfo);
4371                 /* FALLTHROUGH */
4372         case MSG_NOOP:
4373                 done = MSGLOOP_MSGCOMPLETE;
4374                 break;
4375         case MSG_EXTENDED:
4376         {
4377                 /* Wait for enough of the message to begin validation */
4378                 if (ahd->msgin_index < 2)
4379                         break;
4380                 switch (ahd->msgin_buf[2]) {
4381                 case MSG_EXT_SDTR:
4382                 {
4383                         u_int    period;
4384                         u_int    ppr_options;
4385                         u_int    offset;
4386                         u_int    saved_offset;
4387
4388                         if (ahd->msgin_buf[1] != MSG_EXT_SDTR_LEN) {
4389                                 reject = TRUE;
4390                                 break;
4391                         }
4392
4393                         /*
4394                          * Wait until we have both args before validating
4395                          * and acting on this message.
4396                          *
4397                          * Add one to MSG_EXT_SDTR_LEN to account for
4398                          * the extended message preamble.
4399                          */
4400                         if (ahd->msgin_index < (MSG_EXT_SDTR_LEN + 1))
4401                                 break;
4402
4403                         period = ahd->msgin_buf[3];
4404                         ppr_options = 0;
4405                         saved_offset = offset = ahd->msgin_buf[4];
4406                         ahd_devlimited_syncrate(ahd, tinfo, &period,
4407                                                 &ppr_options, devinfo->role);
4408                         ahd_validate_offset(ahd, tinfo, period, &offset,
4409                                             tinfo->curr.width, devinfo->role);
4410                         if (bootverbose) {
4411                                 printf("(%s:%c:%d:%d): Received "
4412                                        "SDTR period %x, offset %x\n\t"
4413                                        "Filtered to period %x, offset %x\n",
4414                                        ahd_name(ahd), devinfo->channel,
4415                                        devinfo->target, devinfo->lun,
4416                                        ahd->msgin_buf[3], saved_offset,
4417                                        period, offset);
4418                         }
4419                         ahd_set_syncrate(ahd, devinfo, period,
4420                                          offset, ppr_options,
4421                                          AHD_TRANS_ACTIVE|AHD_TRANS_GOAL,
4422                                          /*paused*/TRUE);
4423
4424                         /*
4425                          * See if we initiated Sync Negotiation
4426                          * and didn't have to fall down to async
4427                          * transfers.
4428                          */
4429                         if (ahd_sent_msg(ahd, AHDMSG_EXT, MSG_EXT_SDTR, TRUE)) {
4430                                 /* We started it */
4431                                 if (saved_offset != offset) {
4432                                         /* Went too low - force async */
4433                                         reject = TRUE;
4434                                 }
4435                         } else {
4436                                 /*
4437                                  * Send our own SDTR in reply
4438                                  */
4439                                 if (bootverbose
4440                                  && devinfo->role == ROLE_INITIATOR) {
4441                                         printf("(%s:%c:%d:%d): Target "
4442                                                "Initiated SDTR\n",
4443                                                ahd_name(ahd), devinfo->channel,
4444                                                devinfo->target, devinfo->lun);
4445                                 }
4446                                 ahd->msgout_index = 0;
4447                                 ahd->msgout_len = 0;
4448                                 ahd_construct_sdtr(ahd, devinfo,
4449                                                    period, offset);
4450                                 ahd->msgout_index = 0;
4451                                 response = TRUE;
4452                         }
4453                         done = MSGLOOP_MSGCOMPLETE;
4454                         break;
4455                 }
4456                 case MSG_EXT_WDTR:
4457                 {
4458                         u_int bus_width;
4459                         u_int saved_width;
4460                         u_int sending_reply;
4461
4462                         sending_reply = FALSE;
4463                         if (ahd->msgin_buf[1] != MSG_EXT_WDTR_LEN) {
4464                                 reject = TRUE;
4465                                 break;
4466                         }
4467
4468                         /*
4469                          * Wait until we have our arg before validating
4470                          * and acting on this message.
4471                          *
4472                          * Add one to MSG_EXT_WDTR_LEN to account for
4473                          * the extended message preamble.
4474                          */
4475                         if (ahd->msgin_index < (MSG_EXT_WDTR_LEN + 1))
4476                                 break;
4477
4478                         bus_width = ahd->msgin_buf[3];
4479                         saved_width = bus_width;
4480                         ahd_validate_width(ahd, tinfo, &bus_width,
4481                                            devinfo->role);
4482                         if (bootverbose) {
4483                                 printf("(%s:%c:%d:%d): Received WDTR "
4484                                        "%x filtered to %x\n",
4485                                        ahd_name(ahd), devinfo->channel,
4486                                        devinfo->target, devinfo->lun,
4487                                        saved_width, bus_width);
4488                         }
4489
4490                         if (ahd_sent_msg(ahd, AHDMSG_EXT, MSG_EXT_WDTR, TRUE)) {
4491                                 /*
4492                                  * Don't send a WDTR back to the
4493                                  * target, since we asked first.
4494                                  * If the width went higher than our
4495                                  * request, reject it.
4496                                  */
4497                                 if (saved_width > bus_width) {
4498                                         reject = TRUE;
4499                                         printf("(%s:%c:%d:%d): requested %dBit "
4500                                                "transfers.  Rejecting...\n",
4501                                                ahd_name(ahd), devinfo->channel,
4502                                                devinfo->target, devinfo->lun,
4503                                                8 * (0x01 << bus_width));
4504                                         bus_width = 0;
4505                                 }
4506                         } else {
4507                                 /*
4508                                  * Send our own WDTR in reply
4509                                  */
4510                                 if (bootverbose
4511                                  && devinfo->role == ROLE_INITIATOR) {
4512                                         printf("(%s:%c:%d:%d): Target "
4513                                                "Initiated WDTR\n",
4514                                                ahd_name(ahd), devinfo->channel,
4515                                                devinfo->target, devinfo->lun);
4516                                 }
4517                                 ahd->msgout_index = 0;
4518                                 ahd->msgout_len = 0;
4519                                 ahd_construct_wdtr(ahd, devinfo, bus_width);
4520                                 ahd->msgout_index = 0;
4521                                 response = TRUE;
4522                                 sending_reply = TRUE;
4523                         }
4524                         /*
4525                          * After a wide message, we are async, but
4526                          * some devices don't seem to honor this portion
4527                          * of the spec.  Force a renegotiation of the
4528                          * sync component of our transfer agreement even
4529                          * if our goal is async.  By updating our width
4530                          * after forcing the negotiation, we avoid
4531                          * renegotiating for width.
4532                          */
4533                         ahd_update_neg_request(ahd, devinfo, tstate,
4534                                                tinfo, AHD_NEG_ALWAYS);
4535                         ahd_set_width(ahd, devinfo, bus_width,
4536                                       AHD_TRANS_ACTIVE|AHD_TRANS_GOAL,
4537                                       /*paused*/TRUE);
4538                         if (sending_reply == FALSE && reject == FALSE) {
4539
4540                                 /*
4541                                  * We will always have an SDTR to send.
4542                                  */
4543                                 ahd->msgout_index = 0;
4544                                 ahd->msgout_len = 0;
4545                                 ahd_build_transfer_msg(ahd, devinfo);
4546                                 ahd->msgout_index = 0;
4547                                 response = TRUE;
4548                         }
4549                         done = MSGLOOP_MSGCOMPLETE;
4550                         break;
4551                 }
4552                 case MSG_EXT_PPR:
4553                 {
4554                         u_int   period;
4555                         u_int   offset;
4556                         u_int   bus_width;
4557                         u_int   ppr_options;
4558                         u_int   saved_width;
4559                         u_int   saved_offset;
4560                         u_int   saved_ppr_options;
4561
4562                         if (ahd->msgin_buf[1] != MSG_EXT_PPR_LEN) {
4563                                 reject = TRUE;
4564                                 break;
4565                         }
4566
4567                         /*
4568                          * Wait until we have all args before validating
4569                          * and acting on this message.
4570                          *
4571                          * Add one to MSG_EXT_PPR_LEN to account for
4572                          * the extended message preamble.
4573                          */
4574                         if (ahd->msgin_index < (MSG_EXT_PPR_LEN + 1))
4575                                 break;
4576
4577                         period = ahd->msgin_buf[3];
4578                         offset = ahd->msgin_buf[5];
4579                         bus_width = ahd->msgin_buf[6];
4580                         saved_width = bus_width;
4581                         ppr_options = ahd->msgin_buf[7];
4582                         /*
4583                          * According to the spec, a DT only
4584                          * period factor with no DT option
4585                          * set implies async.
4586                          */
4587                         if ((ppr_options & MSG_EXT_PPR_DT_REQ) == 0
4588                          && period <= 9)
4589                                 offset = 0;
4590                         saved_ppr_options = ppr_options;
4591                         saved_offset = offset;
4592
4593                         /*
4594                          * Transfer options are only available if we
4595                          * are negotiating wide.
4596                          */
4597                         if (bus_width == 0)
4598                                 ppr_options &= MSG_EXT_PPR_QAS_REQ;
4599
4600                         ahd_validate_width(ahd, tinfo, &bus_width,
4601                                            devinfo->role);
4602                         ahd_devlimited_syncrate(ahd, tinfo, &period,
4603                                                 &ppr_options, devinfo->role);
4604                         ahd_validate_offset(ahd, tinfo, period, &offset,
4605                                             bus_width, devinfo->role);
4606
4607                         if (ahd_sent_msg(ahd, AHDMSG_EXT, MSG_EXT_PPR, TRUE)) {
4608                                 /*
4609                                  * If we are unable to do any of the
4610                                  * requested options (we went too low),
4611                                  * then we'll have to reject the message.
4612                                  */
4613                                 if (saved_width > bus_width
4614                                  || saved_offset != offset
4615                                  || saved_ppr_options != ppr_options) {
4616                                         reject = TRUE;
4617                                         period = 0;
4618                                         offset = 0;
4619                                         bus_width = 0;
4620                                         ppr_options = 0;
4621                                 }
4622                         } else {
4623                                 if (devinfo->role != ROLE_TARGET)
4624                                         printf("(%s:%c:%d:%d): Target "
4625                                                "Initiated PPR\n",
4626                                                ahd_name(ahd), devinfo->channel,
4627                                                devinfo->target, devinfo->lun);
4628                                 else
4629                                         printf("(%s:%c:%d:%d): Initiator "
4630                                                "Initiated PPR\n",
4631                                                ahd_name(ahd), devinfo->channel,
4632                                                devinfo->target, devinfo->lun);
4633                                 ahd->msgout_index = 0;
4634                                 ahd->msgout_len = 0;
4635                                 ahd_construct_ppr(ahd, devinfo, period, offset,
4636                                                   bus_width, ppr_options);
4637                                 ahd->msgout_index = 0;
4638                                 response = TRUE;
4639                         }
4640                         if (bootverbose) {
4641                                 printf("(%s:%c:%d:%d): Received PPR width %x, "
4642                                        "period %x, offset %x,options %x\n"
4643                                        "\tFiltered to width %x, period %x, "
4644                                        "offset %x, options %x\n",
4645                                        ahd_name(ahd), devinfo->channel,
4646                                        devinfo->target, devinfo->lun,
4647                                        saved_width, ahd->msgin_buf[3],
4648                                        saved_offset, saved_ppr_options,
4649                                        bus_width, period, offset, ppr_options);
4650                         }
4651                         ahd_set_width(ahd, devinfo, bus_width,
4652                                       AHD_TRANS_ACTIVE|AHD_TRANS_GOAL,
4653                                       /*paused*/TRUE);
4654                         ahd_set_syncrate(ahd, devinfo, period,
4655                                          offset, ppr_options,
4656                                          AHD_TRANS_ACTIVE|AHD_TRANS_GOAL,
4657                                          /*paused*/TRUE);
4658
4659                         done = MSGLOOP_MSGCOMPLETE;
4660                         break;
4661                 }
4662                 default:
4663                         /* Unknown extended message.  Reject it. */
4664                         reject = TRUE;
4665                         break;
4666                 }
4667                 break;
4668         }
4669 #ifdef AHD_TARGET_MODE
4670         case MSG_BUS_DEV_RESET:
4671                 ahd_handle_devreset(ahd, devinfo, CAM_LUN_WILDCARD,
4672                                     CAM_BDR_SENT,
4673                                     "Bus Device Reset Received",
4674                                     /*verbose_level*/0);
4675                 ahd_restart(ahd);
4676                 done = MSGLOOP_TERMINATED;
4677                 break;
4678         case MSG_ABORT_TAG:
4679         case MSG_ABORT:
4680         case MSG_CLEAR_QUEUE:
4681         {
4682                 int tag;
4683
4684                 /* Target mode messages */
4685                 if (devinfo->role != ROLE_TARGET) {
4686                         reject = TRUE;
4687                         break;
4688                 }
4689                 tag = SCB_LIST_NULL;
4690                 if (ahd->msgin_buf[0] == MSG_ABORT_TAG)
4691                         tag = ahd_inb(ahd, INITIATOR_TAG);
4692                 ahd_abort_scbs(ahd, devinfo->target, devinfo->channel,
4693                                devinfo->lun, tag, ROLE_TARGET,
4694                                CAM_REQ_ABORTED);
4695
4696                 tstate = ahd->enabled_targets[devinfo->our_scsiid];
4697                 if (tstate != NULL) {
4698                         struct ahd_tmode_lstate* lstate;
4699
4700                         lstate = tstate->enabled_luns[devinfo->lun];
4701                         if (lstate != NULL) {
4702                                 ahd_queue_lstate_event(ahd, lstate,
4703                                                        devinfo->our_scsiid,
4704                                                        ahd->msgin_buf[0],
4705                                                        /*arg*/tag);
4706                                 ahd_send_lstate_events(ahd, lstate);
4707                         }
4708                 }
4709                 ahd_restart(ahd);
4710                 done = MSGLOOP_TERMINATED;
4711                 break;
4712         }
4713 #endif
4714         case MSG_QAS_REQUEST:
4715 #ifdef AHD_DEBUG
4716                 if ((ahd_debug & AHD_SHOW_MESSAGES) != 0)
4717                         printf("%s: QAS request.  SCSISIGI == 0x%x\n",
4718                                ahd_name(ahd), ahd_inb(ahd, SCSISIGI));
4719 #endif
4720                 ahd->msg_flags |= MSG_FLAG_EXPECT_QASREJ_BUSFREE;
4721                 /* FALLTHROUGH */
4722         case MSG_TERM_IO_PROC:
4723         default:
4724                 reject = TRUE;
4725                 break;
4726         }
4727
4728         if (reject) {
4729                 /*
4730                  * Setup to reject the message.
4731                  */
4732                 ahd->msgout_index = 0;
4733                 ahd->msgout_len = 1;
4734                 ahd->msgout_buf[0] = MSG_MESSAGE_REJECT;
4735                 done = MSGLOOP_MSGCOMPLETE;
4736                 response = TRUE;
4737         }
4738
4739         if (done != MSGLOOP_IN_PROG && !response)
4740                 /* Clear the outgoing message buffer */
4741                 ahd->msgout_len = 0;
4742
4743         return (done);
4744 }
4745
4746 /*
4747  * Process a message reject message.
4748  */
4749 static int
4750 ahd_handle_msg_reject(struct ahd_softc *ahd, struct ahd_devinfo *devinfo)
4751 {
4752         /*
4753          * What we care about here is if we had an
4754          * outstanding SDTR or WDTR message for this
4755          * target.  If we did, this is a signal that
4756          * the target is refusing negotiation.
4757          */
4758         struct scb *scb;
4759         struct ahd_initiator_tinfo *tinfo;
4760         struct ahd_tmode_tstate *tstate;
4761         u_int scb_index;
4762         u_int last_msg;
4763         int   response = 0;
4764
4765         scb_index = ahd_get_scbptr(ahd);
4766         scb = ahd_lookup_scb(ahd, scb_index);
4767         tinfo = ahd_fetch_transinfo(ahd, devinfo->channel,
4768                                     devinfo->our_scsiid,
4769                                     devinfo->target, &tstate);
4770         /* Might be necessary */
4771         last_msg = ahd_inb(ahd, LAST_MSG);
4772
4773         if (ahd_sent_msg(ahd, AHDMSG_EXT, MSG_EXT_PPR, /*full*/FALSE)) {
4774                 if (ahd_sent_msg(ahd, AHDMSG_EXT, MSG_EXT_PPR, /*full*/TRUE)
4775                  && tinfo->goal.period <= AHD_SYNCRATE_PACED) {
4776                         /*
4777                          * Target may not like our SPI-4 PPR Options.
4778                          * Attempt to negotiate 80MHz which will turn
4779                          * off these options.
4780                          */
4781                         if (bootverbose) {
4782                                 printf("(%s:%c:%d:%d): PPR Rejected. "
4783                                        "Trying simple U160 PPR\n",
4784                                        ahd_name(ahd), devinfo->channel,
4785                                        devinfo->target, devinfo->lun);
4786                         }
4787                         tinfo->goal.period = AHD_SYNCRATE_DT;
4788                         tinfo->goal.ppr_options &= MSG_EXT_PPR_IU_REQ
4789                                                 |  MSG_EXT_PPR_QAS_REQ
4790                                                 |  MSG_EXT_PPR_DT_REQ;
4791                 } else {
4792                         /*
4793                          * Target does not support the PPR message.
4794                          * Attempt to negotiate SPI-2 style.
4795                          */
4796                         if (bootverbose) {
4797                                 printf("(%s:%c:%d:%d): PPR Rejected. "
4798                                        "Trying WDTR/SDTR\n",
4799                                        ahd_name(ahd), devinfo->channel,
4800                                        devinfo->target, devinfo->lun);
4801                         }
4802                         tinfo->goal.ppr_options = 0;
4803                         tinfo->curr.transport_version = 2;
4804                         tinfo->goal.transport_version = 2;
4805                 }
4806                 ahd->msgout_index = 0;
4807                 ahd->msgout_len = 0;
4808                 ahd_build_transfer_msg(ahd, devinfo);
4809                 ahd->msgout_index = 0;
4810                 response = 1;
4811         } else if (ahd_sent_msg(ahd, AHDMSG_EXT, MSG_EXT_WDTR, /*full*/FALSE)) {
4812
4813                 /* note 8bit xfers */
4814                 printf("(%s:%c:%d:%d): refuses WIDE negotiation.  Using "
4815                        "8bit transfers\n", ahd_name(ahd),
4816                        devinfo->channel, devinfo->target, devinfo->lun);
4817                 ahd_set_width(ahd, devinfo, MSG_EXT_WDTR_BUS_8_BIT,
4818                               AHD_TRANS_ACTIVE|AHD_TRANS_GOAL,
4819                               /*paused*/TRUE);
4820                 /*
4821                  * No need to clear the sync rate.  If the target
4822                  * did not accept the command, our syncrate is
4823                  * unaffected.  If the target started the negotiation,
4824                  * but rejected our response, we already cleared the
4825                  * sync rate before sending our WDTR.
4826                  */
4827                 if (tinfo->goal.offset != tinfo->curr.offset) {
4828
4829                         /* Start the sync negotiation */
4830                         ahd->msgout_index = 0;
4831                         ahd->msgout_len = 0;
4832                         ahd_build_transfer_msg(ahd, devinfo);
4833                         ahd->msgout_index = 0;
4834                         response = 1;
4835                 }
4836         } else if (ahd_sent_msg(ahd, AHDMSG_EXT, MSG_EXT_SDTR, /*full*/FALSE)) {
4837                 /* note asynch xfers and clear flag */
4838                 ahd_set_syncrate(ahd, devinfo, /*period*/0,
4839                                  /*offset*/0, /*ppr_options*/0,
4840                                  AHD_TRANS_ACTIVE|AHD_TRANS_GOAL,
4841                                  /*paused*/TRUE);
4842                 printf("(%s:%c:%d:%d): refuses synchronous negotiation. "
4843                        "Using asynchronous transfers\n",
4844                        ahd_name(ahd), devinfo->channel,
4845                        devinfo->target, devinfo->lun);
4846         } else if ((scb->hscb->control & MSG_SIMPLE_TASK) != 0) {
4847                 int tag_type;
4848                 int mask;
4849
4850                 tag_type = (scb->hscb->control & MSG_SIMPLE_TASK);
4851
4852                 if (tag_type == MSG_SIMPLE_TASK) {
4853                         printf("(%s:%c:%d:%d): refuses tagged commands.  "
4854                                "Performing non-tagged I/O\n", ahd_name(ahd),
4855                                devinfo->channel, devinfo->target, devinfo->lun);
4856                         ahd_set_tags(ahd, scb->io_ctx, devinfo, AHD_QUEUE_NONE);
4857                         mask = ~0x23;
4858                 } else {
4859                         printf("(%s:%c:%d:%d): refuses %s tagged commands.  "
4860                                "Performing simple queue tagged I/O only\n",
4861                                ahd_name(ahd), devinfo->channel, devinfo->target,
4862                                devinfo->lun, tag_type == MSG_ORDERED_TASK
4863                                ? "ordered" : "head of queue");
4864                         ahd_set_tags(ahd, scb->io_ctx, devinfo, AHD_QUEUE_BASIC);
4865                         mask = ~0x03;
4866                 }
4867
4868                 /*
4869                  * Resend the identify for this CCB as the target
4870                  * may believe that the selection is invalid otherwise.
4871                  */
4872                 ahd_outb(ahd, SCB_CONTROL,
4873                          ahd_inb_scbram(ahd, SCB_CONTROL) & mask);
4874                 scb->hscb->control &= mask;
4875                 ahd_set_transaction_tag(scb, /*enabled*/FALSE,
4876                                         /*type*/MSG_SIMPLE_TASK);
4877                 ahd_outb(ahd, MSG_OUT, MSG_IDENTIFYFLAG);
4878                 ahd_assert_atn(ahd);
4879                 ahd_busy_tcl(ahd, BUILD_TCL(scb->hscb->scsiid, devinfo->lun),
4880                              SCB_GET_TAG(scb));
4881
4882                 /*
4883                  * Requeue all tagged commands for this target
4884                  * currently in our posession so they can be
4885                  * converted to untagged commands.
4886                  */
4887                 ahd_search_qinfifo(ahd, SCB_GET_TARGET(ahd, scb),
4888                                    SCB_GET_CHANNEL(ahd, scb),
4889                                    SCB_GET_LUN(scb), /*tag*/SCB_LIST_NULL,
4890                                    ROLE_INITIATOR, CAM_REQUEUE_REQ,
4891                                    SEARCH_COMPLETE);
4892         } else if (ahd_sent_msg(ahd, AHDMSG_1B, MSG_IDENTIFYFLAG, TRUE)) {
4893                 /*
4894                  * Most likely the device believes that we had
4895                  * previously negotiated packetized.
4896                  */
4897                 ahd->msg_flags |= MSG_FLAG_EXPECT_PPR_BUSFREE
4898                                |  MSG_FLAG_IU_REQ_CHANGED;
4899
4900                 ahd_force_renegotiation(ahd, devinfo);
4901                 ahd->msgout_index = 0;
4902                 ahd->msgout_len = 0;
4903                 ahd_build_transfer_msg(ahd, devinfo);
4904                 ahd->msgout_index = 0;
4905                 response = 1;
4906         } else {
4907                 /*
4908                  * Otherwise, we ignore it.
4909                  */
4910                 printf("%s:%c:%d: Message reject for %x -- ignored\n",
4911                        ahd_name(ahd), devinfo->channel, devinfo->target,
4912                        last_msg);
4913         }
4914         return (response);
4915 }
4916
4917 /*
4918  * Process an ingnore wide residue message.
4919  */
4920 static void
4921 ahd_handle_ign_wide_residue(struct ahd_softc *ahd, struct ahd_devinfo *devinfo)
4922 {
4923         u_int scb_index;
4924         struct scb *scb;
4925
4926         scb_index = ahd_get_scbptr(ahd);
4927         scb = ahd_lookup_scb(ahd, scb_index);
4928         /*
4929          * XXX Actually check data direction in the sequencer?
4930          * Perhaps add datadir to some spare bits in the hscb?
4931          */
4932         if ((ahd_inb(ahd, SEQ_FLAGS) & DPHASE) == 0
4933          || ahd_get_transfer_dir(scb) != CAM_DIR_IN) {
4934                 /*
4935                  * Ignore the message if we haven't
4936                  * seen an appropriate data phase yet.
4937                  */
4938         } else {
4939                 /*
4940                  * If the residual occurred on the last
4941                  * transfer and the transfer request was
4942                  * expected to end on an odd count, do
4943                  * nothing.  Otherwise, subtract a byte
4944                  * and update the residual count accordingly.
4945                  */
4946                 uint32_t sgptr;
4947
4948                 sgptr = ahd_inb_scbram(ahd, SCB_RESIDUAL_SGPTR);
4949                 if ((sgptr & SG_LIST_NULL) != 0
4950                  && (ahd_inb_scbram(ahd, SCB_TASK_ATTRIBUTE)
4951                      & SCB_XFERLEN_ODD) != 0) {
4952                         /*
4953                          * If the residual occurred on the last
4954                          * transfer and the transfer request was
4955                          * expected to end on an odd count, do
4956                          * nothing.
4957                          */
4958                 } else {
4959                         uint32_t data_cnt;
4960                         uint64_t data_addr;
4961                         uint32_t sglen;
4962
4963                         /* Pull in the rest of the sgptr */
4964                         sgptr = ahd_inl_scbram(ahd, SCB_RESIDUAL_SGPTR);
4965                         data_cnt = ahd_inl_scbram(ahd, SCB_RESIDUAL_DATACNT);
4966                         if ((sgptr & SG_LIST_NULL) != 0) {
4967                                 /*
4968                                  * The residual data count is not updated
4969                                  * for the command run to completion case.
4970                                  * Explicitly zero the count.
4971                                  */
4972                                 data_cnt &= ~AHD_SG_LEN_MASK;
4973                         }
4974                         data_addr = ahd_inq(ahd, SHADDR);
4975                         data_cnt += 1;
4976                         data_addr -= 1;
4977                         sgptr &= SG_PTR_MASK;
4978                         if ((ahd->flags & AHD_64BIT_ADDRESSING) != 0) {
4979                                 struct ahd_dma64_seg *sg;
4980
4981                                 sg = ahd_sg_bus_to_virt(ahd, scb, sgptr);
4982
4983                                 /*
4984                                  * The residual sg ptr points to the next S/G
4985                                  * to load so we must go back one.
4986                                  */
4987                                 sg--;
4988                                 sglen = ahd_le32toh(sg->len) & AHD_SG_LEN_MASK;
4989                                 if (sg != scb->sg_list
4990                                  && sglen < (data_cnt & AHD_SG_LEN_MASK)) {
4991
4992                                         sg--;
4993                                         sglen = ahd_le32toh(sg->len);
4994                                         /*
4995                                          * Preserve High Address and SG_LIST
4996                                          * bits while setting the count to 1.
4997                                          */
4998                                         data_cnt = 1|(sglen&(~AHD_SG_LEN_MASK));
4999                                         data_addr = ahd_le64toh(sg->addr)
5000                                                   + (sglen & AHD_SG_LEN_MASK)
5001                                                   - 1;
5002
5003                                         /*
5004                                          * Increment sg so it points to the
5005                                          * "next" sg.
5006                                          */
5007                                         sg++;
5008                                         sgptr = ahd_sg_virt_to_bus(ahd, scb,
5009                                                                    sg);
5010                                 }
5011                         } else {
5012                                 struct ahd_dma_seg *sg;
5013
5014                                 sg = ahd_sg_bus_to_virt(ahd, scb, sgptr);
5015
5016                                 /*
5017                                  * The residual sg ptr points to the next S/G
5018                                  * to load so we must go back one.
5019                                  */
5020                                 sg--;
5021                                 sglen = ahd_le32toh(sg->len) & AHD_SG_LEN_MASK;
5022                                 if (sg != scb->sg_list
5023                                  && sglen < (data_cnt & AHD_SG_LEN_MASK)) {
5024
5025                                         sg--;
5026                                         sglen = ahd_le32toh(sg->len);
5027                                         /*
5028                                          * Preserve High Address and SG_LIST
5029                                          * bits while setting the count to 1.
5030                                          */
5031                                         data_cnt = 1|(sglen&(~AHD_SG_LEN_MASK));
5032                                         data_addr = ahd_le32toh(sg->addr)
5033                                                   + (sglen & AHD_SG_LEN_MASK)
5034                                                   - 1;
5035
5036                                         /*
5037                                          * Increment sg so it points to the
5038                                          * "next" sg.
5039                                          */
5040                                         sg++;
5041                                         sgptr = ahd_sg_virt_to_bus(ahd, scb,
5042                                                                   sg);
5043                                 }
5044                         }
5045                         /*
5046                          * Toggle the "oddness" of the transfer length
5047                          * to handle this mid-transfer ignore wide
5048                          * residue.  This ensures that the oddness is
5049                          * correct for subsequent data transfers.
5050                          */
5051                         ahd_outb(ahd, SCB_TASK_ATTRIBUTE,
5052                             ahd_inb_scbram(ahd, SCB_TASK_ATTRIBUTE)
5053                             ^ SCB_XFERLEN_ODD);
5054
5055                         ahd_outl(ahd, SCB_RESIDUAL_SGPTR, sgptr);
5056                         ahd_outl(ahd, SCB_RESIDUAL_DATACNT, data_cnt);
5057                         /*
5058                          * The FIFO's pointers will be updated if/when the
5059                          * sequencer re-enters a data phase.
5060                          */
5061                 }
5062         }
5063 }
5064
5065
5066 /*
5067  * Reinitialize the data pointers for the active transfer
5068  * based on its current residual.
5069  */
5070 static void
5071 ahd_reinitialize_dataptrs(struct ahd_softc *ahd)
5072 {
5073         struct           scb *scb;
5074         ahd_mode_state   saved_modes;
5075         u_int            scb_index;
5076         u_int            wait;
5077         uint32_t         sgptr;
5078         uint32_t         resid;
5079         uint64_t         dataptr;
5080
5081         AHD_ASSERT_MODES(ahd, AHD_MODE_DFF0_MSK|AHD_MODE_DFF1_MSK,
5082                          AHD_MODE_DFF0_MSK|AHD_MODE_DFF1_MSK);
5083
5084         scb_index = ahd_get_scbptr(ahd);
5085         scb = ahd_lookup_scb(ahd, scb_index);
5086
5087         /*
5088          * Release and reacquire the FIFO so we
5089          * have a clean slate.
5090          */
5091         ahd_outb(ahd, DFFSXFRCTL, CLRCHN);
5092         wait = 1000;
5093         while (--wait && !(ahd_inb(ahd, MDFFSTAT) & FIFOFREE))
5094                 ahd_delay(100);
5095         if (wait == 0) {
5096                 ahd_print_path(ahd, scb);
5097                 printf("ahd_reinitialize_dataptrs: Forcing FIFO free.\n");
5098                 ahd_outb(ahd, DFFSXFRCTL, RSTCHN|CLRSHCNT);
5099         }
5100         saved_modes = ahd_save_modes(ahd);
5101         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
5102         ahd_outb(ahd, DFFSTAT,
5103                  ahd_inb(ahd, DFFSTAT)
5104                 | (saved_modes == 0x11 ? CURRFIFO_1 : CURRFIFO_0));
5105
5106         /*
5107          * Determine initial values for data_addr and data_cnt
5108          * for resuming the data phase.
5109          */
5110         sgptr = ahd_inl_scbram(ahd, SCB_RESIDUAL_SGPTR);
5111         sgptr &= SG_PTR_MASK;
5112
5113         resid = (ahd_inb_scbram(ahd, SCB_RESIDUAL_DATACNT + 2) << 16)
5114               | (ahd_inb_scbram(ahd, SCB_RESIDUAL_DATACNT + 1) << 8)
5115               | ahd_inb_scbram(ahd, SCB_RESIDUAL_DATACNT);
5116
5117         if ((ahd->flags & AHD_64BIT_ADDRESSING) != 0) {
5118                 struct ahd_dma64_seg *sg;
5119
5120                 sg = ahd_sg_bus_to_virt(ahd, scb, sgptr);
5121
5122                 /* The residual sg_ptr always points to the next sg */
5123                 sg--;
5124
5125                 dataptr = ahd_le64toh(sg->addr)
5126                         + (ahd_le32toh(sg->len) & AHD_SG_LEN_MASK)
5127                         - resid;
5128                 ahd_outl(ahd, HADDR + 4, dataptr >> 32);
5129         } else {
5130                 struct   ahd_dma_seg *sg;
5131
5132                 sg = ahd_sg_bus_to_virt(ahd, scb, sgptr);
5133
5134                 /* The residual sg_ptr always points to the next sg */
5135                 sg--;
5136
5137                 dataptr = ahd_le32toh(sg->addr)
5138                         + (ahd_le32toh(sg->len) & AHD_SG_LEN_MASK)
5139                         - resid;
5140                 ahd_outb(ahd, HADDR + 4,
5141                          (ahd_le32toh(sg->len) & ~AHD_SG_LEN_MASK) >> 24);
5142         }
5143         ahd_outl(ahd, HADDR, dataptr);
5144         ahd_outb(ahd, HCNT + 2, resid >> 16);
5145         ahd_outb(ahd, HCNT + 1, resid >> 8);
5146         ahd_outb(ahd, HCNT, resid);
5147 }
5148
5149 /*
5150  * Handle the effects of issuing a bus device reset message.
5151  */
5152 static void
5153 ahd_handle_devreset(struct ahd_softc *ahd, struct ahd_devinfo *devinfo,
5154                     u_int lun, cam_status status, char *message,
5155                     int verbose_level)
5156 {
5157 #ifdef AHD_TARGET_MODE
5158         struct ahd_tmode_tstate* tstate;
5159 #endif
5160         int found;
5161
5162         found = ahd_abort_scbs(ahd, devinfo->target, devinfo->channel,
5163                                lun, SCB_LIST_NULL, devinfo->role,
5164                                status);
5165
5166 #ifdef AHD_TARGET_MODE
5167         /*
5168          * Send an immediate notify ccb to all target mord peripheral
5169          * drivers affected by this action.
5170          */
5171         tstate = ahd->enabled_targets[devinfo->our_scsiid];
5172         if (tstate != NULL) {
5173                 u_int cur_lun;
5174                 u_int max_lun;
5175
5176                 if (lun != CAM_LUN_WILDCARD) {
5177                         cur_lun = 0;
5178                         max_lun = AHD_NUM_LUNS - 1;
5179                 } else {
5180                         cur_lun = lun;
5181                         max_lun = lun;
5182                 }
5183                 for (cur_lun <= max_lun; cur_lun++) {
5184                         struct ahd_tmode_lstate* lstate;
5185
5186                         lstate = tstate->enabled_luns[cur_lun];
5187                         if (lstate == NULL)
5188                                 continue;
5189
5190                         ahd_queue_lstate_event(ahd, lstate, devinfo->our_scsiid,
5191                                                MSG_BUS_DEV_RESET, /*arg*/0);
5192                         ahd_send_lstate_events(ahd, lstate);
5193                 }
5194         }
5195 #endif
5196
5197         /*
5198          * Go back to async/narrow transfers and renegotiate.
5199          */
5200         ahd_set_width(ahd, devinfo, MSG_EXT_WDTR_BUS_8_BIT,
5201                       AHD_TRANS_CUR, /*paused*/TRUE);
5202         ahd_set_syncrate(ahd, devinfo, /*period*/0, /*offset*/0,
5203                          /*ppr_options*/0, AHD_TRANS_CUR,
5204                          /*paused*/TRUE);
5205
5206         if (status != CAM_SEL_TIMEOUT)
5207                 ahd_send_async(ahd, devinfo->channel, devinfo->target,
5208                                CAM_LUN_WILDCARD, AC_SENT_BDR);
5209
5210         if (message != NULL && bootverbose)
5211                 printf("%s: %s on %c:%d. %d SCBs aborted\n", ahd_name(ahd),
5212                        message, devinfo->channel, devinfo->target, found);
5213 }
5214
5215 #ifdef AHD_TARGET_MODE
5216 static void
5217 ahd_setup_target_msgin(struct ahd_softc *ahd, struct ahd_devinfo *devinfo,
5218                        struct scb *scb)
5219 {
5220
5221         /*
5222          * To facilitate adding multiple messages together,
5223          * each routine should increment the index and len
5224          * variables instead of setting them explicitly.
5225          */
5226         ahd->msgout_index = 0;
5227         ahd->msgout_len = 0;
5228
5229         if (scb != NULL && (scb->flags & SCB_AUTO_NEGOTIATE) != 0)
5230                 ahd_build_transfer_msg(ahd, devinfo);
5231         else
5232                 panic("ahd_intr: AWAITING target message with no message");
5233
5234         ahd->msgout_index = 0;
5235         ahd->msg_type = MSG_TYPE_TARGET_MSGIN;
5236 }
5237 #endif
5238 /**************************** Initialization **********************************/
5239 static u_int
5240 ahd_sglist_size(struct ahd_softc *ahd)
5241 {
5242         bus_size_t list_size;
5243
5244         list_size = sizeof(struct ahd_dma_seg) * AHD_NSEG;
5245         if ((ahd->flags & AHD_64BIT_ADDRESSING) != 0)
5246                 list_size = sizeof(struct ahd_dma64_seg) * AHD_NSEG;
5247         return (list_size);
5248 }
5249
5250 /*
5251  * Calculate the optimum S/G List allocation size.  S/G elements used
5252  * for a given transaction must be physically contiguous.  Assume the
5253  * OS will allocate full pages to us, so it doesn't make sense to request
5254  * less than a page.
5255  */
5256 static u_int
5257 ahd_sglist_allocsize(struct ahd_softc *ahd)
5258 {
5259         bus_size_t sg_list_increment;
5260         bus_size_t sg_list_size;
5261         bus_size_t max_list_size;
5262         bus_size_t best_list_size;
5263
5264         /* Start out with the minimum required for AHD_NSEG. */
5265         sg_list_increment = ahd_sglist_size(ahd);
5266         sg_list_size = sg_list_increment;
5267
5268         /* Get us as close as possible to a page in size. */
5269         while ((sg_list_size + sg_list_increment) <= PAGE_SIZE)
5270                 sg_list_size += sg_list_increment;
5271
5272         /*
5273          * Try to reduce the amount of wastage by allocating
5274          * multiple pages.
5275          */
5276         best_list_size = sg_list_size;
5277         max_list_size = roundup(sg_list_increment, PAGE_SIZE);
5278         if (max_list_size < 4 * PAGE_SIZE)
5279                 max_list_size = 4 * PAGE_SIZE;
5280         if (max_list_size > (AHD_SCB_MAX_ALLOC * sg_list_increment))
5281                 max_list_size = (AHD_SCB_MAX_ALLOC * sg_list_increment);
5282         while ((sg_list_size + sg_list_increment) <= max_list_size
5283            &&  (sg_list_size % PAGE_SIZE) != 0) {
5284                 bus_size_t new_mod;
5285                 bus_size_t best_mod;
5286
5287                 sg_list_size += sg_list_increment;
5288                 new_mod = sg_list_size % PAGE_SIZE;
5289                 best_mod = best_list_size % PAGE_SIZE;
5290                 if (new_mod > best_mod || new_mod == 0) {
5291                         best_list_size = sg_list_size;
5292                 }
5293         }
5294         return (best_list_size);
5295 }
5296
5297 /*
5298  * Allocate a controller structure for a new device
5299  * and perform initial initializion.
5300  */
5301 struct ahd_softc *
5302 ahd_alloc(void *platform_arg, char *name)
5303 {
5304         struct  ahd_softc *ahd;
5305
5306 #ifndef __FreeBSD__
5307         ahd = malloc(sizeof(*ahd), M_DEVBUF, M_NOWAIT);
5308         if (!ahd) {
5309                 printf("aic7xxx: cannot malloc softc!\n");
5310                 free(name, M_DEVBUF);
5311                 return NULL;
5312         }
5313 #else
5314         ahd = device_get_softc((device_t)platform_arg);
5315 #endif
5316         memset(ahd, 0, sizeof(*ahd));
5317         ahd->seep_config = malloc(sizeof(*ahd->seep_config),
5318                                   M_DEVBUF, M_NOWAIT);
5319         if (ahd->seep_config == NULL) {
5320 #ifndef __FreeBSD__
5321                 free(ahd, M_DEVBUF);
5322 #endif
5323                 free(name, M_DEVBUF);
5324                 return (NULL);
5325         }
5326         LIST_INIT(&ahd->pending_scbs);
5327         /* We don't know our unit number until the OSM sets it */
5328         ahd->name = name;
5329         ahd->unit = -1;
5330         ahd->description = NULL;
5331         ahd->bus_description = NULL;
5332         ahd->channel = 'A';
5333         ahd->chip = AHD_NONE;
5334         ahd->features = AHD_FENONE;
5335         ahd->bugs = AHD_BUGNONE;
5336         ahd->flags = AHD_SPCHK_ENB_A|AHD_RESET_BUS_A|AHD_TERM_ENB_A
5337                    | AHD_EXTENDED_TRANS_A|AHD_STPWLEVEL_A;
5338         ahd_timer_init(&ahd->reset_timer);
5339         ahd_timer_init(&ahd->stat_timer);
5340         ahd->int_coalescing_timer = AHD_INT_COALESCING_TIMER_DEFAULT;
5341         ahd->int_coalescing_maxcmds = AHD_INT_COALESCING_MAXCMDS_DEFAULT;
5342         ahd->int_coalescing_mincmds = AHD_INT_COALESCING_MINCMDS_DEFAULT;
5343         ahd->int_coalescing_threshold = AHD_INT_COALESCING_THRESHOLD_DEFAULT;
5344         ahd->int_coalescing_stop_threshold =
5345             AHD_INT_COALESCING_STOP_THRESHOLD_DEFAULT;
5346
5347         if (ahd_platform_alloc(ahd, platform_arg) != 0) {
5348                 ahd_free(ahd);
5349                 ahd = NULL;
5350         }
5351 #ifdef AHD_DEBUG
5352         if ((ahd_debug & AHD_SHOW_MEMORY) != 0) {
5353                 printf("%s: scb size = 0x%x, hscb size = 0x%x\n",
5354                        ahd_name(ahd), (u_int)sizeof(struct scb),
5355                        (u_int)sizeof(struct hardware_scb));
5356         }
5357 #endif
5358         return (ahd);
5359 }
5360
5361 int
5362 ahd_softc_init(struct ahd_softc *ahd)
5363 {
5364
5365         ahd->unpause = 0;
5366         ahd->pause = PAUSE;
5367         return (0);
5368 }
5369
5370 void
5371 ahd_set_unit(struct ahd_softc *ahd, int unit)
5372 {
5373         ahd->unit = unit;
5374 }
5375
5376 void
5377 ahd_set_name(struct ahd_softc *ahd, char *name)
5378 {
5379         if (ahd->name != NULL)
5380                 free(ahd->name, M_DEVBUF);
5381         ahd->name = name;
5382 }
5383
5384 void
5385 ahd_free(struct ahd_softc *ahd)
5386 {
5387         int i;
5388
5389         switch (ahd->init_level) {
5390         default:
5391         case 5:
5392                 ahd_shutdown(ahd);
5393                 /* FALLTHROUGH */
5394         case 4:
5395                 ahd_dmamap_unload(ahd, ahd->shared_data_dmat,
5396                                   ahd->shared_data_map.dmamap);
5397                 /* FALLTHROUGH */
5398         case 3:
5399                 ahd_dmamem_free(ahd, ahd->shared_data_dmat, ahd->qoutfifo,
5400                                 ahd->shared_data_map.dmamap);
5401                 ahd_dmamap_destroy(ahd, ahd->shared_data_dmat,
5402                                    ahd->shared_data_map.dmamap);
5403                 /* FALLTHROUGH */
5404         case 2:
5405                 ahd_dma_tag_destroy(ahd, ahd->shared_data_dmat);
5406         case 1:
5407 #ifndef __linux__
5408                 ahd_dma_tag_destroy(ahd, ahd->buffer_dmat);
5409 #endif
5410                 break;
5411         case 0:
5412                 break;
5413         }
5414
5415 #ifndef __linux__
5416         ahd_dma_tag_destroy(ahd, ahd->parent_dmat);
5417 #endif
5418         ahd_platform_free(ahd);
5419         ahd_fini_scbdata(ahd);
5420         for (i = 0; i < AHD_NUM_TARGETS; i++) {
5421                 struct ahd_tmode_tstate *tstate;
5422
5423                 tstate = ahd->enabled_targets[i];
5424                 if (tstate != NULL) {
5425 #ifdef AHD_TARGET_MODE
5426                         int j;
5427
5428                         for (j = 0; j < AHD_NUM_LUNS; j++) {
5429                                 struct ahd_tmode_lstate *lstate;
5430
5431                                 lstate = tstate->enabled_luns[j];
5432                                 if (lstate != NULL) {
5433                                         xpt_free_path(lstate->path);
5434                                         free(lstate, M_DEVBUF);
5435                                 }
5436                         }
5437 #endif
5438                         free(tstate, M_DEVBUF);
5439                 }
5440         }
5441 #ifdef AHD_TARGET_MODE
5442         if (ahd->black_hole != NULL) {
5443                 xpt_free_path(ahd->black_hole->path);
5444                 free(ahd->black_hole, M_DEVBUF);
5445         }
5446 #endif
5447         if (ahd->name != NULL)
5448                 free(ahd->name, M_DEVBUF);
5449         if (ahd->seep_config != NULL)
5450                 free(ahd->seep_config, M_DEVBUF);
5451         if (ahd->saved_stack != NULL)
5452                 free(ahd->saved_stack, M_DEVBUF);
5453 #ifndef __FreeBSD__
5454         free(ahd, M_DEVBUF);
5455 #endif
5456         return;
5457 }
5458
5459 static void
5460 ahd_shutdown(void *arg)
5461 {
5462         struct  ahd_softc *ahd;
5463
5464         ahd = (struct ahd_softc *)arg;
5465
5466         /*
5467          * Stop periodic timer callbacks.
5468          */
5469         ahd_timer_stop(&ahd->reset_timer);
5470         ahd_timer_stop(&ahd->stat_timer);
5471
5472         /* This will reset most registers to 0, but not all */
5473         ahd_reset(ahd, /*reinit*/FALSE);
5474 }
5475
5476 /*
5477  * Reset the controller and record some information about it
5478  * that is only available just after a reset.  If "reinit" is
5479  * non-zero, this reset occured after initial configuration
5480  * and the caller requests that the chip be fully reinitialized
5481  * to a runable state.  Chip interrupts are *not* enabled after
5482  * a reinitialization.  The caller must enable interrupts via
5483  * ahd_intr_enable().
5484  */
5485 int
5486 ahd_reset(struct ahd_softc *ahd, int reinit)
5487 {
5488         u_int    sxfrctl1;
5489         int      wait;
5490         uint32_t cmd;
5491
5492         /*
5493          * Preserve the value of the SXFRCTL1 register for all channels.
5494          * It contains settings that affect termination and we don't want
5495          * to disturb the integrity of the bus.
5496          */
5497         ahd_pause(ahd);
5498         ahd_update_modes(ahd);
5499         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
5500         sxfrctl1 = ahd_inb(ahd, SXFRCTL1);
5501
5502         cmd = ahd_pci_read_config(ahd->dev_softc, PCIR_COMMAND, /*bytes*/2);
5503         if ((ahd->bugs & AHD_PCIX_CHIPRST_BUG) != 0) {
5504                 uint32_t mod_cmd;
5505
5506                 /*
5507                  * A4 Razor #632
5508                  * During the assertion of CHIPRST, the chip
5509                  * does not disable its parity logic prior to
5510                  * the start of the reset.  This may cause a
5511                  * parity error to be detected and thus a
5512                  * spurious SERR or PERR assertion.  Disble
5513                  * PERR and SERR responses during the CHIPRST.
5514                  */
5515                 mod_cmd = cmd & ~(PCIM_CMD_PERRESPEN|PCIM_CMD_SERRESPEN);
5516                 ahd_pci_write_config(ahd->dev_softc, PCIR_COMMAND,
5517                                      mod_cmd, /*bytes*/2);
5518         }
5519         ahd_outb(ahd, HCNTRL, CHIPRST | ahd->pause);
5520
5521         /*
5522          * Ensure that the reset has finished.  We delay 1000us
5523          * prior to reading the register to make sure the chip
5524          * has sufficiently completed its reset to handle register
5525          * accesses.
5526          */
5527         wait = 1000;
5528         do {
5529                 ahd_delay(1000);
5530         } while (--wait && !(ahd_inb(ahd, HCNTRL) & CHIPRSTACK));
5531
5532         if (wait == 0) {
5533                 printf("%s: WARNING - Failed chip reset!  "
5534                        "Trying to initialize anyway.\n", ahd_name(ahd));
5535         }
5536         ahd_outb(ahd, HCNTRL, ahd->pause);
5537
5538         if ((ahd->bugs & AHD_PCIX_CHIPRST_BUG) != 0) {
5539                 /*
5540                  * Clear any latched PCI error status and restore
5541                  * previous SERR and PERR response enables.
5542                  */
5543                 ahd_pci_write_config(ahd->dev_softc, PCIR_STATUS + 1,
5544                                      0xFF, /*bytes*/1);
5545                 ahd_pci_write_config(ahd->dev_softc, PCIR_COMMAND,
5546                                      cmd, /*bytes*/2);
5547         }
5548
5549         /*
5550          * Mode should be SCSI after a chip reset, but lets
5551          * set it just to be safe.  We touch the MODE_PTR
5552          * register directly so as to bypass the lazy update
5553          * code in ahd_set_modes().
5554          */
5555         ahd_known_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
5556         ahd_outb(ahd, MODE_PTR,
5557                  ahd_build_mode_state(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI));
5558
5559         /*
5560          * Restore SXFRCTL1.
5561          *
5562          * We must always initialize STPWEN to 1 before we
5563          * restore the saved values.  STPWEN is initialized
5564          * to a tri-state condition which can only be cleared
5565          * by turning it on.
5566          */
5567         ahd_outb(ahd, SXFRCTL1, sxfrctl1|STPWEN);
5568         ahd_outb(ahd, SXFRCTL1, sxfrctl1);
5569
5570         /* Determine chip configuration */
5571         ahd->features &= ~AHD_WIDE;
5572         if ((ahd_inb(ahd, SBLKCTL) & SELWIDE) != 0)
5573                 ahd->features |= AHD_WIDE;
5574
5575         /*
5576          * If a recovery action has forced a chip reset,
5577          * re-initialize the chip to our liking.
5578          */
5579         if (reinit != 0)
5580                 ahd_chip_init(ahd);
5581
5582         return (0);
5583 }
5584
5585 /*
5586  * Determine the number of SCBs available on the controller
5587  */
5588 static int
5589 ahd_probe_scbs(struct ahd_softc *ahd) {
5590         int i;
5591
5592         AHD_ASSERT_MODES(ahd, ~(AHD_MODE_UNKNOWN_MSK|AHD_MODE_CFG_MSK),
5593                          ~(AHD_MODE_UNKNOWN_MSK|AHD_MODE_CFG_MSK));
5594         for (i = 0; i < AHD_SCB_MAX; i++) {
5595                 int j;
5596
5597                 ahd_set_scbptr(ahd, i);
5598                 ahd_outw(ahd, SCB_BASE, i);
5599                 for (j = 2; j < 64; j++)
5600                         ahd_outb(ahd, SCB_BASE+j, 0);
5601                 /* Start out life as unallocated (needing an abort) */
5602                 ahd_outb(ahd, SCB_CONTROL, MK_MESSAGE);
5603                 if (ahd_inw_scbram(ahd, SCB_BASE) != i)
5604                         break;
5605                 ahd_set_scbptr(ahd, 0);
5606                 if (ahd_inw_scbram(ahd, SCB_BASE) != 0)
5607                         break;
5608         }
5609         return (i);
5610 }
5611
5612 static void
5613 ahd_dmamap_cb(void *arg, bus_dma_segment_t *segs, int nseg, int error)
5614 {
5615         dma_addr_t *baddr;
5616
5617         baddr = (dma_addr_t *)arg;
5618         *baddr = segs->ds_addr;
5619 }
5620
5621 static void
5622 ahd_initialize_hscbs(struct ahd_softc *ahd)
5623 {
5624         int i;
5625
5626         for (i = 0; i < ahd->scb_data.maxhscbs; i++) {
5627                 ahd_set_scbptr(ahd, i);
5628
5629                 /* Clear the control byte. */
5630                 ahd_outb(ahd, SCB_CONTROL, 0);
5631
5632                 /* Set the next pointer */
5633                 ahd_outw(ahd, SCB_NEXT, SCB_LIST_NULL);
5634         }
5635 }
5636
5637 static int
5638 ahd_init_scbdata(struct ahd_softc *ahd)
5639 {
5640         struct  scb_data *scb_data;
5641         int     i;
5642
5643         scb_data = &ahd->scb_data;
5644         TAILQ_INIT(&scb_data->free_scbs);
5645         for (i = 0; i < AHD_NUM_TARGETS * AHD_NUM_LUNS_NONPKT; i++)
5646                 LIST_INIT(&scb_data->free_scb_lists[i]);
5647         LIST_INIT(&scb_data->any_dev_free_scb_list);
5648         SLIST_INIT(&scb_data->hscb_maps);
5649         SLIST_INIT(&scb_data->sg_maps);
5650         SLIST_INIT(&scb_data->sense_maps);
5651
5652         /* Determine the number of hardware SCBs and initialize them */
5653         scb_data->maxhscbs = ahd_probe_scbs(ahd);
5654         if (scb_data->maxhscbs == 0) {
5655                 printf("%s: No SCB space found\n", ahd_name(ahd));
5656                 return (ENXIO);
5657         }
5658
5659         ahd_initialize_hscbs(ahd);
5660
5661         /*
5662          * Create our DMA tags.  These tags define the kinds of device
5663          * accessible memory allocations and memory mappings we will
5664          * need to perform during normal operation.
5665          *
5666          * Unless we need to further restrict the allocation, we rely
5667          * on the restrictions of the parent dmat, hence the common
5668          * use of MAXADDR and MAXSIZE.
5669          */
5670
5671         /* DMA tag for our hardware scb structures */
5672         if (ahd_dma_tag_create(ahd, ahd->parent_dmat, /*alignment*/1,
5673                                /*boundary*/BUS_SPACE_MAXADDR_32BIT + 1,
5674                                /*lowaddr*/BUS_SPACE_MAXADDR_32BIT,
5675                                /*highaddr*/BUS_SPACE_MAXADDR,
5676                                /*filter*/NULL, /*filterarg*/NULL,
5677                                PAGE_SIZE, /*nsegments*/1,
5678                                /*maxsegsz*/BUS_SPACE_MAXSIZE_32BIT,
5679                                /*flags*/0, &scb_data->hscb_dmat) != 0) {
5680                 goto error_exit;
5681         }
5682
5683         scb_data->init_level++;
5684
5685         /* DMA tag for our S/G structures. */
5686         if (ahd_dma_tag_create(ahd, ahd->parent_dmat, /*alignment*/8,
5687                                /*boundary*/BUS_SPACE_MAXADDR_32BIT + 1,
5688                                /*lowaddr*/BUS_SPACE_MAXADDR_32BIT,
5689                                /*highaddr*/BUS_SPACE_MAXADDR,
5690                                /*filter*/NULL, /*filterarg*/NULL,
5691                                ahd_sglist_allocsize(ahd), /*nsegments*/1,
5692                                /*maxsegsz*/BUS_SPACE_MAXSIZE_32BIT,
5693                                /*flags*/0, &scb_data->sg_dmat) != 0) {
5694                 goto error_exit;
5695         }
5696 #ifdef AHD_DEBUG
5697         if ((ahd_debug & AHD_SHOW_MEMORY) != 0)
5698                 printf("%s: ahd_sglist_allocsize = 0x%x\n", ahd_name(ahd),
5699                        ahd_sglist_allocsize(ahd));
5700 #endif
5701
5702         scb_data->init_level++;
5703
5704         /* DMA tag for our sense buffers.  We allocate in page sized chunks */
5705         if (ahd_dma_tag_create(ahd, ahd->parent_dmat, /*alignment*/1,
5706                                /*boundary*/BUS_SPACE_MAXADDR_32BIT + 1,
5707                                /*lowaddr*/BUS_SPACE_MAXADDR_32BIT,
5708                                /*highaddr*/BUS_SPACE_MAXADDR,
5709                                /*filter*/NULL, /*filterarg*/NULL,
5710                                PAGE_SIZE, /*nsegments*/1,
5711                                /*maxsegsz*/BUS_SPACE_MAXSIZE_32BIT,
5712                                /*flags*/0, &scb_data->sense_dmat) != 0) {
5713                 goto error_exit;
5714         }
5715
5716         scb_data->init_level++;
5717
5718         /* Perform initial CCB allocation */
5719         ahd_alloc_scbs(ahd);
5720
5721         if (scb_data->numscbs == 0) {
5722                 printf("%s: ahd_init_scbdata - "
5723                        "Unable to allocate initial scbs\n",
5724                        ahd_name(ahd));
5725                 goto error_exit;
5726         }
5727
5728         /*
5729          * Note that we were successfull
5730          */
5731         return (0);
5732
5733 error_exit:
5734
5735         return (ENOMEM);
5736 }
5737
5738 static struct scb *
5739 ahd_find_scb_by_tag(struct ahd_softc *ahd, u_int tag)
5740 {
5741         struct scb *scb;
5742
5743         /*
5744          * Look on the pending list.
5745          */
5746         LIST_FOREACH(scb, &ahd->pending_scbs, pending_links) {
5747                 if (SCB_GET_TAG(scb) == tag)
5748                         return (scb);
5749         }
5750
5751         /*
5752          * Then on all of the collision free lists.
5753          */
5754         TAILQ_FOREACH(scb, &ahd->scb_data.free_scbs, links.tqe) {
5755                 struct scb *list_scb;
5756
5757                 list_scb = scb;
5758                 do {
5759                         if (SCB_GET_TAG(list_scb) == tag)
5760                                 return (list_scb);
5761                         list_scb = LIST_NEXT(list_scb, collision_links);
5762                 } while (list_scb);
5763         }
5764
5765         /*
5766          * And finally on the generic free list.
5767          */
5768         LIST_FOREACH(scb, &ahd->scb_data.any_dev_free_scb_list, links.le) {
5769                 if (SCB_GET_TAG(scb) == tag)
5770                         return (scb);
5771         }
5772
5773         return (NULL);
5774 }
5775
5776 static void
5777 ahd_fini_scbdata(struct ahd_softc *ahd)
5778 {
5779         struct scb_data *scb_data;
5780
5781         scb_data = &ahd->scb_data;
5782         if (scb_data == NULL)
5783                 return;
5784
5785         switch (scb_data->init_level) {
5786         default:
5787         case 7:
5788         {
5789                 struct map_node *sns_map;
5790
5791                 while ((sns_map = SLIST_FIRST(&scb_data->sense_maps)) != NULL) {
5792                         SLIST_REMOVE_HEAD(&scb_data->sense_maps, links);
5793                         ahd_dmamap_unload(ahd, scb_data->sense_dmat,
5794                                           sns_map->dmamap);
5795                         ahd_dmamem_free(ahd, scb_data->sense_dmat,
5796                                         sns_map->vaddr, sns_map->dmamap);
5797                         free(sns_map, M_DEVBUF);
5798                 }
5799                 ahd_dma_tag_destroy(ahd, scb_data->sense_dmat);
5800                 /* FALLTHROUGH */
5801         }
5802         case 6:
5803         {
5804                 struct map_node *sg_map;
5805
5806                 while ((sg_map = SLIST_FIRST(&scb_data->sg_maps)) != NULL) {
5807                         SLIST_REMOVE_HEAD(&scb_data->sg_maps, links);
5808                         ahd_dmamap_unload(ahd, scb_data->sg_dmat,
5809                                           sg_map->dmamap);
5810                         ahd_dmamem_free(ahd, scb_data->sg_dmat,
5811                                         sg_map->vaddr, sg_map->dmamap);
5812                         free(sg_map, M_DEVBUF);
5813                 }
5814                 ahd_dma_tag_destroy(ahd, scb_data->sg_dmat);
5815                 /* FALLTHROUGH */
5816         }
5817         case 5:
5818         {
5819                 struct map_node *hscb_map;
5820
5821                 while ((hscb_map = SLIST_FIRST(&scb_data->hscb_maps)) != NULL) {
5822                         SLIST_REMOVE_HEAD(&scb_data->hscb_maps, links);
5823                         ahd_dmamap_unload(ahd, scb_data->hscb_dmat,
5824                                           hscb_map->dmamap);
5825                         ahd_dmamem_free(ahd, scb_data->hscb_dmat,
5826                                         hscb_map->vaddr, hscb_map->dmamap);
5827                         free(hscb_map, M_DEVBUF);
5828                 }
5829                 ahd_dma_tag_destroy(ahd, scb_data->hscb_dmat);
5830                 /* FALLTHROUGH */
5831         }
5832         case 4:
5833         case 3:
5834         case 2:
5835         case 1:
5836         case 0:
5837                 break;
5838         }
5839 }
5840
5841 /*
5842  * DSP filter Bypass must be enabled until the first selection
5843  * after a change in bus mode (Razor #491 and #493).
5844  */
5845 static void
5846 ahd_setup_iocell_workaround(struct ahd_softc *ahd)
5847 {
5848         ahd_mode_state saved_modes;
5849
5850         saved_modes = ahd_save_modes(ahd);
5851         ahd_set_modes(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
5852         ahd_outb(ahd, DSPDATACTL, ahd_inb(ahd, DSPDATACTL)
5853                | BYPASSENAB | RCVROFFSTDIS | XMITOFFSTDIS);
5854         ahd_outb(ahd, SIMODE0, ahd_inb(ahd, SIMODE0) | (ENSELDO|ENSELDI));
5855 #ifdef AHD_DEBUG
5856         if ((ahd_debug & AHD_SHOW_MISC) != 0)
5857                 printf("%s: Setting up iocell workaround\n", ahd_name(ahd));
5858 #endif
5859         ahd_restore_modes(ahd, saved_modes);
5860         ahd->flags &= ~AHD_HAD_FIRST_SEL;
5861 }
5862
5863 static void
5864 ahd_iocell_first_selection(struct ahd_softc *ahd)
5865 {
5866         ahd_mode_state  saved_modes;
5867         u_int           sblkctl;
5868
5869         if ((ahd->flags & AHD_HAD_FIRST_SEL) != 0)
5870                 return;
5871         saved_modes = ahd_save_modes(ahd);
5872         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
5873         sblkctl = ahd_inb(ahd, SBLKCTL);
5874         ahd_set_modes(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
5875 #ifdef AHD_DEBUG
5876         if ((ahd_debug & AHD_SHOW_MISC) != 0)
5877                 printf("%s: iocell first selection\n", ahd_name(ahd));
5878 #endif
5879         if ((sblkctl & ENAB40) != 0) {
5880                 ahd_outb(ahd, DSPDATACTL,
5881                          ahd_inb(ahd, DSPDATACTL) & ~BYPASSENAB);
5882 #ifdef AHD_DEBUG
5883                 if ((ahd_debug & AHD_SHOW_MISC) != 0)
5884                         printf("%s: BYPASS now disabled\n", ahd_name(ahd));
5885 #endif
5886         }
5887         ahd_outb(ahd, SIMODE0, ahd_inb(ahd, SIMODE0) & ~(ENSELDO|ENSELDI));
5888         ahd_outb(ahd, CLRINT, CLRSCSIINT);
5889         ahd_restore_modes(ahd, saved_modes);
5890         ahd->flags |= AHD_HAD_FIRST_SEL;
5891 }
5892
5893 /*************************** SCB Management ***********************************/
5894 static void
5895 ahd_add_col_list(struct ahd_softc *ahd, struct scb *scb, u_int col_idx)
5896 {
5897         struct  scb_list *free_list;
5898         struct  scb_tailq *free_tailq;
5899         struct  scb *first_scb;
5900
5901         scb->flags |= SCB_ON_COL_LIST;
5902         AHD_SET_SCB_COL_IDX(scb, col_idx);
5903         free_list = &ahd->scb_data.free_scb_lists[col_idx];
5904         free_tailq = &ahd->scb_data.free_scbs;
5905         first_scb = LIST_FIRST(free_list);
5906         if (first_scb != NULL) {
5907                 LIST_INSERT_AFTER(first_scb, scb, collision_links);
5908         } else {
5909                 LIST_INSERT_HEAD(free_list, scb, collision_links);
5910                 TAILQ_INSERT_TAIL(free_tailq, scb, links.tqe);
5911         }
5912 }
5913
5914 static void
5915 ahd_rem_col_list(struct ahd_softc *ahd, struct scb *scb)
5916 {
5917         struct  scb_list *free_list;
5918         struct  scb_tailq *free_tailq;
5919         struct  scb *first_scb;
5920         u_int   col_idx;
5921
5922         scb->flags &= ~SCB_ON_COL_LIST;
5923         col_idx = AHD_GET_SCB_COL_IDX(ahd, scb);
5924         free_list = &ahd->scb_data.free_scb_lists[col_idx];
5925         free_tailq = &ahd->scb_data.free_scbs;
5926         first_scb = LIST_FIRST(free_list);
5927         if (first_scb == scb) {
5928                 struct scb *next_scb;
5929
5930                 /*
5931                  * Maintain order in the collision free
5932                  * lists for fairness if this device has
5933                  * other colliding tags active.
5934                  */
5935                 next_scb = LIST_NEXT(scb, collision_links);
5936                 if (next_scb != NULL) {
5937                         TAILQ_INSERT_AFTER(free_tailq, scb,
5938                                            next_scb, links.tqe);
5939                 }
5940                 TAILQ_REMOVE(free_tailq, scb, links.tqe);
5941         }
5942         LIST_REMOVE(scb, collision_links);
5943 }
5944
5945 /*
5946  * Get a free scb. If there are none, see if we can allocate a new SCB.
5947  */
5948 struct scb *
5949 ahd_get_scb(struct ahd_softc *ahd, u_int col_idx)
5950 {
5951         struct scb *scb;
5952         int tries;
5953
5954         tries = 0;
5955 look_again:
5956         TAILQ_FOREACH(scb, &ahd->scb_data.free_scbs, links.tqe) {
5957                 if (AHD_GET_SCB_COL_IDX(ahd, scb) != col_idx) {
5958                         ahd_rem_col_list(ahd, scb);
5959                         goto found;
5960                 }
5961         }
5962         if ((scb = LIST_FIRST(&ahd->scb_data.any_dev_free_scb_list)) == NULL) {
5963
5964                 if (tries++ != 0)
5965                         return (NULL);
5966                 ahd_alloc_scbs(ahd);
5967                 goto look_again;
5968         }
5969         LIST_REMOVE(scb, links.le);
5970         if (col_idx != AHD_NEVER_COL_IDX
5971          && (scb->col_scb != NULL)
5972          && (scb->col_scb->flags & SCB_ACTIVE) == 0) {
5973                 LIST_REMOVE(scb->col_scb, links.le);
5974                 ahd_add_col_list(ahd, scb->col_scb, col_idx);
5975         }
5976 found:
5977         scb->flags |= SCB_ACTIVE;
5978         return (scb);
5979 }
5980
5981 /*
5982  * Return an SCB resource to the free list.
5983  */
5984 void
5985 ahd_free_scb(struct ahd_softc *ahd, struct scb *scb)
5986 {
5987
5988         /* Clean up for the next user */
5989         scb->flags = SCB_FLAG_NONE;
5990         scb->hscb->control = 0;
5991         ahd->scb_data.scbindex[SCB_GET_TAG(scb)] = NULL;
5992
5993         if (scb->col_scb == NULL) {
5994
5995                 /*
5996                  * No collision possible.  Just free normally.
5997                  */
5998                 LIST_INSERT_HEAD(&ahd->scb_data.any_dev_free_scb_list,
5999                                  scb, links.le);
6000         } else if ((scb->col_scb->flags & SCB_ON_COL_LIST) != 0) {
6001
6002                 /*
6003                  * The SCB we might have collided with is on
6004                  * a free collision list.  Put both SCBs on
6005                  * the generic list.
6006                  */
6007                 ahd_rem_col_list(ahd, scb->col_scb);
6008                 LIST_INSERT_HEAD(&ahd->scb_data.any_dev_free_scb_list,
6009                                  scb, links.le);
6010                 LIST_INSERT_HEAD(&ahd->scb_data.any_dev_free_scb_list,
6011                                  scb->col_scb, links.le);
6012         } else if ((scb->col_scb->flags
6013                   & (SCB_PACKETIZED|SCB_ACTIVE)) == SCB_ACTIVE
6014                 && (scb->col_scb->hscb->control & TAG_ENB) != 0) {
6015
6016                 /*
6017                  * The SCB we might collide with on the next allocation
6018                  * is still active in a non-packetized, tagged, context.
6019                  * Put us on the SCB collision list.
6020                  */
6021                 ahd_add_col_list(ahd, scb,
6022                                  AHD_GET_SCB_COL_IDX(ahd, scb->col_scb));
6023         } else {
6024                 /*
6025                  * The SCB we might collide with on the next allocation
6026                  * is either active in a packetized context, or free.
6027                  * Since we can't collide, put this SCB on the generic
6028                  * free list.
6029                  */
6030                 LIST_INSERT_HEAD(&ahd->scb_data.any_dev_free_scb_list,
6031                                  scb, links.le);
6032         }
6033
6034         ahd_platform_scb_free(ahd, scb);
6035 }
6036
6037 static void
6038 ahd_alloc_scbs(struct ahd_softc *ahd)
6039 {
6040         struct scb_data *scb_data;
6041         struct scb      *next_scb;
6042         struct hardware_scb *hscb;
6043         struct map_node *hscb_map;
6044         struct map_node *sg_map;
6045         struct map_node *sense_map;
6046         uint8_t         *segs;
6047         uint8_t         *sense_data;
6048         dma_addr_t       hscb_busaddr;
6049         dma_addr_t       sg_busaddr;
6050         dma_addr_t       sense_busaddr;
6051         int              newcount;
6052         int              i;
6053
6054         scb_data = &ahd->scb_data;
6055         if (scb_data->numscbs >= AHD_SCB_MAX_ALLOC)
6056                 /* Can't allocate any more */
6057                 return;
6058
6059         if (scb_data->scbs_left != 0) {
6060                 int offset;
6061
6062                 offset = (PAGE_SIZE / sizeof(*hscb)) - scb_data->scbs_left;
6063                 hscb_map = SLIST_FIRST(&scb_data->hscb_maps);
6064                 hscb = &((struct hardware_scb *)hscb_map->vaddr)[offset];
6065                 hscb_busaddr = hscb_map->physaddr + (offset * sizeof(*hscb));
6066         } else {
6067                 hscb_map = malloc(sizeof(*hscb_map), M_DEVBUF, M_NOWAIT);
6068
6069                 if (hscb_map == NULL)
6070                         return;
6071
6072                 /* Allocate the next batch of hardware SCBs */
6073                 if (ahd_dmamem_alloc(ahd, scb_data->hscb_dmat,
6074                                      (void **)&hscb_map->vaddr,
6075                                      BUS_DMA_NOWAIT, &hscb_map->dmamap) != 0) {
6076                         free(hscb_map, M_DEVBUF);
6077                         return;
6078                 }
6079
6080                 SLIST_INSERT_HEAD(&scb_data->hscb_maps, hscb_map, links);
6081
6082                 ahd_dmamap_load(ahd, scb_data->hscb_dmat, hscb_map->dmamap,
6083                                 hscb_map->vaddr, PAGE_SIZE, ahd_dmamap_cb,
6084                                 &hscb_map->physaddr, /*flags*/0);
6085
6086                 hscb = (struct hardware_scb *)hscb_map->vaddr;
6087                 hscb_busaddr = hscb_map->physaddr;
6088                 scb_data->scbs_left = PAGE_SIZE / sizeof(*hscb);
6089         }
6090
6091         if (scb_data->sgs_left != 0) {
6092                 int offset;
6093
6094                 offset = ((ahd_sglist_allocsize(ahd) / ahd_sglist_size(ahd))
6095                        - scb_data->sgs_left) * ahd_sglist_size(ahd);
6096                 sg_map = SLIST_FIRST(&scb_data->sg_maps);
6097                 segs = sg_map->vaddr + offset;
6098                 sg_busaddr = sg_map->physaddr + offset;
6099         } else {
6100                 sg_map = malloc(sizeof(*sg_map), M_DEVBUF, M_NOWAIT);
6101
6102                 if (sg_map == NULL)
6103                         return;
6104
6105                 /* Allocate the next batch of S/G lists */
6106                 if (ahd_dmamem_alloc(ahd, scb_data->sg_dmat,
6107                                      (void **)&sg_map->vaddr,
6108                                      BUS_DMA_NOWAIT, &sg_map->dmamap) != 0) {
6109                         free(sg_map, M_DEVBUF);
6110                         return;
6111                 }
6112
6113                 SLIST_INSERT_HEAD(&scb_data->sg_maps, sg_map, links);
6114
6115                 ahd_dmamap_load(ahd, scb_data->sg_dmat, sg_map->dmamap,
6116                                 sg_map->vaddr, ahd_sglist_allocsize(ahd),
6117                                 ahd_dmamap_cb, &sg_map->physaddr, /*flags*/0);
6118
6119                 segs = sg_map->vaddr;
6120                 sg_busaddr = sg_map->physaddr;
6121                 scb_data->sgs_left =
6122                     ahd_sglist_allocsize(ahd) / ahd_sglist_size(ahd);
6123 #ifdef AHD_DEBUG
6124                 if (ahd_debug & AHD_SHOW_MEMORY)
6125                         printf("Mapped SG data\n");
6126 #endif
6127         }
6128
6129         if (scb_data->sense_left != 0) {
6130                 int offset;
6131
6132                 offset = PAGE_SIZE - (AHD_SENSE_BUFSIZE * scb_data->sense_left);
6133                 sense_map = SLIST_FIRST(&scb_data->sense_maps);
6134                 sense_data = sense_map->vaddr + offset;
6135                 sense_busaddr = sense_map->physaddr + offset;
6136         } else {
6137                 sense_map = malloc(sizeof(*sense_map), M_DEVBUF, M_NOWAIT);
6138
6139                 if (sense_map == NULL)
6140                         return;
6141
6142                 /* Allocate the next batch of sense buffers */
6143                 if (ahd_dmamem_alloc(ahd, scb_data->sense_dmat,
6144                                      (void **)&sense_map->vaddr,
6145                                      BUS_DMA_NOWAIT, &sense_map->dmamap) != 0) {
6146                         free(sense_map, M_DEVBUF);
6147                         return;
6148                 }
6149
6150                 SLIST_INSERT_HEAD(&scb_data->sense_maps, sense_map, links);
6151
6152                 ahd_dmamap_load(ahd, scb_data->sense_dmat, sense_map->dmamap,
6153                                 sense_map->vaddr, PAGE_SIZE, ahd_dmamap_cb,
6154                                 &sense_map->physaddr, /*flags*/0);
6155
6156                 sense_data = sense_map->vaddr;
6157                 sense_busaddr = sense_map->physaddr;
6158                 scb_data->sense_left = PAGE_SIZE / AHD_SENSE_BUFSIZE;
6159 #ifdef AHD_DEBUG
6160                 if (ahd_debug & AHD_SHOW_MEMORY)
6161                         printf("Mapped sense data\n");
6162 #endif
6163         }
6164
6165         newcount = min(scb_data->sense_left, scb_data->scbs_left);
6166         newcount = min(newcount, scb_data->sgs_left);
6167         newcount = min(newcount, (AHD_SCB_MAX_ALLOC - scb_data->numscbs));
6168         for (i = 0; i < newcount; i++) {
6169                 struct scb_platform_data *pdata;
6170                 u_int col_tag;
6171 #ifndef __linux__
6172                 int error;
6173 #endif
6174
6175                 next_scb = (struct scb *)malloc(sizeof(*next_scb),
6176                                                 M_DEVBUF, M_NOWAIT);
6177                 if (next_scb == NULL)
6178                         break;
6179
6180                 pdata = (struct scb_platform_data *)malloc(sizeof(*pdata),
6181                                                            M_DEVBUF, M_NOWAIT);
6182                 if (pdata == NULL) {
6183                         free(next_scb, M_DEVBUF);
6184                         break;
6185                 }
6186                 next_scb->platform_data = pdata;
6187                 next_scb->hscb_map = hscb_map;
6188                 next_scb->sg_map = sg_map;
6189                 next_scb->sense_map = sense_map;
6190                 next_scb->sg_list = segs;
6191                 next_scb->sense_data = sense_data;
6192                 next_scb->sense_busaddr = sense_busaddr;
6193                 memset(hscb, 0, sizeof(*hscb));
6194                 next_scb->hscb = hscb;
6195                 hscb->hscb_busaddr = ahd_htole32(hscb_busaddr);
6196
6197                 /*
6198                  * The sequencer always starts with the second entry.
6199                  * The first entry is embedded in the scb.
6200                  */
6201                 next_scb->sg_list_busaddr = sg_busaddr;
6202                 if ((ahd->flags & AHD_64BIT_ADDRESSING) != 0)
6203                         next_scb->sg_list_busaddr
6204                             += sizeof(struct ahd_dma64_seg);
6205                 else
6206                         next_scb->sg_list_busaddr += sizeof(struct ahd_dma_seg);
6207                 next_scb->ahd_softc = ahd;
6208                 next_scb->flags = SCB_FLAG_NONE;
6209 #ifndef __linux__
6210                 error = ahd_dmamap_create(ahd, ahd->buffer_dmat, /*flags*/0,
6211                                           &next_scb->dmamap);
6212                 if (error != 0) {
6213                         free(next_scb, M_DEVBUF);
6214                         free(pdata, M_DEVBUF);
6215                         break;
6216                 }
6217 #endif
6218                 next_scb->hscb->tag = ahd_htole16(scb_data->numscbs);
6219                 col_tag = scb_data->numscbs ^ 0x100;
6220                 next_scb->col_scb = ahd_find_scb_by_tag(ahd, col_tag);
6221                 if (next_scb->col_scb != NULL)
6222                         next_scb->col_scb->col_scb = next_scb;
6223                 ahd_free_scb(ahd, next_scb);
6224                 hscb++;
6225                 hscb_busaddr += sizeof(*hscb);
6226                 segs += ahd_sglist_size(ahd);
6227                 sg_busaddr += ahd_sglist_size(ahd);
6228                 sense_data += AHD_SENSE_BUFSIZE;
6229                 sense_busaddr += AHD_SENSE_BUFSIZE;
6230                 scb_data->numscbs++;
6231                 scb_data->sense_left--;
6232                 scb_data->scbs_left--;
6233                 scb_data->sgs_left--;
6234         }
6235 }
6236
6237 void
6238 ahd_controller_info(struct ahd_softc *ahd, char *buf)
6239 {
6240         const char *speed;
6241         const char *type;
6242         int len;
6243
6244         len = sprintf(buf, "%s: ", ahd_chip_names[ahd->chip & AHD_CHIPID_MASK]);
6245         buf += len;
6246
6247         speed = "Ultra320 ";
6248         if ((ahd->features & AHD_WIDE) != 0) {
6249                 type = "Wide ";
6250         } else {
6251                 type = "Single ";
6252         }
6253         len = sprintf(buf, "%s%sChannel %c, SCSI Id=%d, ",
6254                       speed, type, ahd->channel, ahd->our_id);
6255         buf += len;
6256
6257         sprintf(buf, "%s, %d SCBs", ahd->bus_description,
6258                 ahd->scb_data.maxhscbs);
6259 }
6260
6261 static const char *channel_strings[] = {
6262         "Primary Low",
6263         "Primary High",
6264         "Secondary Low",
6265         "Secondary High"
6266 };
6267
6268 static const char *termstat_strings[] = {
6269         "Terminated Correctly",
6270         "Over Terminated",
6271         "Under Terminated",
6272         "Not Configured"
6273 };
6274
6275 /*
6276  * Start the board, ready for normal operation
6277  */
6278 int
6279 ahd_init(struct ahd_softc *ahd)
6280 {
6281         uint8_t         *next_vaddr;
6282         dma_addr_t       next_baddr;
6283         size_t           driver_data_size;
6284         int              i;
6285         int              error;
6286         u_int            warn_user;
6287         uint8_t          current_sensing;
6288         uint8_t          fstat;
6289
6290         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
6291
6292         ahd->stack_size = ahd_probe_stack_size(ahd);
6293         ahd->saved_stack = malloc(ahd->stack_size * sizeof(uint16_t),
6294                                   M_DEVBUF, M_NOWAIT);
6295         if (ahd->saved_stack == NULL)
6296                 return (ENOMEM);
6297
6298         /*
6299          * Verify that the compiler hasn't over-agressively
6300          * padded important structures.
6301          */
6302         if (sizeof(struct hardware_scb) != 64)
6303                 panic("Hardware SCB size is incorrect");
6304
6305 #ifdef AHD_DEBUG
6306         if ((ahd_debug & AHD_DEBUG_SEQUENCER) != 0)
6307                 ahd->flags |= AHD_SEQUENCER_DEBUG;
6308 #endif
6309
6310         /*
6311          * Default to allowing initiator operations.
6312          */
6313         ahd->flags |= AHD_INITIATORROLE;
6314
6315         /*
6316          * Only allow target mode features if this unit has them enabled.
6317          */
6318         if ((AHD_TMODE_ENABLE & (0x1 << ahd->unit)) == 0)
6319                 ahd->features &= ~AHD_TARGETMODE;
6320
6321 #ifndef __linux__
6322         /* DMA tag for mapping buffers into device visible space. */
6323         if (ahd_dma_tag_create(ahd, ahd->parent_dmat, /*alignment*/1,
6324                                /*boundary*/BUS_SPACE_MAXADDR_32BIT + 1,
6325                                /*lowaddr*/ahd->flags & AHD_39BIT_ADDRESSING
6326                                         ? (dma_addr_t)0x7FFFFFFFFFULL
6327                                         : BUS_SPACE_MAXADDR_32BIT,
6328                                /*highaddr*/BUS_SPACE_MAXADDR,
6329                                /*filter*/NULL, /*filterarg*/NULL,
6330                                /*maxsize*/(AHD_NSEG - 1) * PAGE_SIZE,
6331                                /*nsegments*/AHD_NSEG,
6332                                /*maxsegsz*/AHD_MAXTRANSFER_SIZE,
6333                                /*flags*/BUS_DMA_ALLOCNOW,
6334                                &ahd->buffer_dmat) != 0) {
6335                 return (ENOMEM);
6336         }
6337 #endif
6338
6339         ahd->init_level++;
6340
6341         /*
6342          * DMA tag for our command fifos and other data in system memory
6343          * the card's sequencer must be able to access.  For initiator
6344          * roles, we need to allocate space for the qoutfifo.  When providing
6345          * for the target mode role, we must additionally provide space for
6346          * the incoming target command fifo.
6347          */
6348         driver_data_size = AHD_SCB_MAX * sizeof(*ahd->qoutfifo)
6349                          + sizeof(struct hardware_scb);
6350         if ((ahd->features & AHD_TARGETMODE) != 0)
6351                 driver_data_size += AHD_TMODE_CMDS * sizeof(struct target_cmd);
6352         if ((ahd->bugs & AHD_PKT_BITBUCKET_BUG) != 0)
6353                 driver_data_size += PKT_OVERRUN_BUFSIZE;
6354         if (ahd_dma_tag_create(ahd, ahd->parent_dmat, /*alignment*/1,
6355                                /*boundary*/BUS_SPACE_MAXADDR_32BIT + 1,
6356                                /*lowaddr*/BUS_SPACE_MAXADDR_32BIT,
6357                                /*highaddr*/BUS_SPACE_MAXADDR,
6358                                /*filter*/NULL, /*filterarg*/NULL,
6359                                driver_data_size,
6360                                /*nsegments*/1,
6361                                /*maxsegsz*/BUS_SPACE_MAXSIZE_32BIT,
6362                                /*flags*/0, &ahd->shared_data_dmat) != 0) {
6363                 return (ENOMEM);
6364         }
6365
6366         ahd->init_level++;
6367
6368         /* Allocation of driver data */
6369         if (ahd_dmamem_alloc(ahd, ahd->shared_data_dmat,
6370                              (void **)&ahd->shared_data_map.vaddr,
6371                              BUS_DMA_NOWAIT,
6372                              &ahd->shared_data_map.dmamap) != 0) {
6373                 return (ENOMEM);
6374         }
6375
6376         ahd->init_level++;
6377
6378         /* And permanently map it in */
6379         ahd_dmamap_load(ahd, ahd->shared_data_dmat, ahd->shared_data_map.dmamap,
6380                         ahd->shared_data_map.vaddr, driver_data_size,
6381                         ahd_dmamap_cb, &ahd->shared_data_map.physaddr,
6382                         /*flags*/0);
6383         ahd->qoutfifo = (struct ahd_completion *)ahd->shared_data_map.vaddr;
6384         next_vaddr = (uint8_t *)&ahd->qoutfifo[AHD_QOUT_SIZE];
6385         next_baddr = ahd->shared_data_map.physaddr
6386                    + AHD_QOUT_SIZE*sizeof(struct ahd_completion);
6387         if ((ahd->features & AHD_TARGETMODE) != 0) {
6388                 ahd->targetcmds = (struct target_cmd *)next_vaddr;
6389                 next_vaddr += AHD_TMODE_CMDS * sizeof(struct target_cmd);
6390                 next_baddr += AHD_TMODE_CMDS * sizeof(struct target_cmd);
6391         }
6392
6393         if ((ahd->bugs & AHD_PKT_BITBUCKET_BUG) != 0) {
6394                 ahd->overrun_buf = next_vaddr;
6395                 next_vaddr += PKT_OVERRUN_BUFSIZE;
6396                 next_baddr += PKT_OVERRUN_BUFSIZE;
6397         }
6398
6399         /*
6400          * We need one SCB to serve as the "next SCB".  Since the
6401          * tag identifier in this SCB will never be used, there is
6402          * no point in using a valid HSCB tag from an SCB pulled from
6403          * the standard free pool.  So, we allocate this "sentinel"
6404          * specially from the DMA safe memory chunk used for the QOUTFIFO.
6405          */
6406         ahd->next_queued_hscb = (struct hardware_scb *)next_vaddr;
6407         ahd->next_queued_hscb_map = &ahd->shared_data_map;
6408         ahd->next_queued_hscb->hscb_busaddr = ahd_htole32(next_baddr);
6409
6410         ahd->init_level++;
6411
6412         /* Allocate SCB data now that buffer_dmat is initialized */
6413         if (ahd_init_scbdata(ahd) != 0)
6414                 return (ENOMEM);
6415
6416         if ((ahd->flags & AHD_INITIATORROLE) == 0)
6417                 ahd->flags &= ~AHD_RESET_BUS_A;
6418
6419         /*
6420          * Before committing these settings to the chip, give
6421          * the OSM one last chance to modify our configuration.
6422          */
6423         ahd_platform_init(ahd);
6424
6425         /* Bring up the chip. */
6426         ahd_chip_init(ahd);
6427
6428         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
6429
6430         if ((ahd->flags & AHD_CURRENT_SENSING) == 0)
6431                 goto init_done;
6432
6433         /*
6434          * Verify termination based on current draw and
6435          * warn user if the bus is over/under terminated.
6436          */
6437         error = ahd_write_flexport(ahd, FLXADDR_ROMSTAT_CURSENSECTL,
6438                                    CURSENSE_ENB);
6439         if (error != 0) {
6440                 printf("%s: current sensing timeout 1\n", ahd_name(ahd));
6441                 goto init_done;
6442         }
6443         for (i = 20, fstat = FLX_FSTAT_BUSY;
6444              (fstat & FLX_FSTAT_BUSY) != 0 && i; i--) {
6445                 error = ahd_read_flexport(ahd, FLXADDR_FLEXSTAT, &fstat);
6446                 if (error != 0) {
6447                         printf("%s: current sensing timeout 2\n",
6448                                ahd_name(ahd));
6449                         goto init_done;
6450                 }
6451         }
6452         if (i == 0) {
6453                 printf("%s: Timedout during current-sensing test\n",
6454                        ahd_name(ahd));
6455                 goto init_done;
6456         }
6457
6458         /* Latch Current Sensing status. */
6459         error = ahd_read_flexport(ahd, FLXADDR_CURRENT_STAT, &current_sensing);
6460         if (error != 0) {
6461                 printf("%s: current sensing timeout 3\n", ahd_name(ahd));
6462                 goto init_done;
6463         }
6464
6465         /* Diable current sensing. */
6466         ahd_write_flexport(ahd, FLXADDR_ROMSTAT_CURSENSECTL, 0);
6467
6468 #ifdef AHD_DEBUG
6469         if ((ahd_debug & AHD_SHOW_TERMCTL) != 0) {
6470                 printf("%s: current_sensing == 0x%x\n",
6471                        ahd_name(ahd), current_sensing);
6472         }
6473 #endif
6474         warn_user = 0;
6475         for (i = 0; i < 4; i++, current_sensing >>= FLX_CSTAT_SHIFT) {
6476                 u_int term_stat;
6477
6478                 term_stat = (current_sensing & FLX_CSTAT_MASK);
6479                 switch (term_stat) {
6480                 case FLX_CSTAT_OVER:
6481                 case FLX_CSTAT_UNDER:
6482                         warn_user++;
6483                 case FLX_CSTAT_INVALID:
6484                 case FLX_CSTAT_OKAY:
6485                         if (warn_user == 0 && bootverbose == 0)
6486                                 break;
6487                         printf("%s: %s Channel %s\n", ahd_name(ahd),
6488                                channel_strings[i], termstat_strings[term_stat]);
6489                         break;
6490                 }
6491         }
6492         if (warn_user) {
6493                 printf("%s: WARNING. Termination is not configured correctly.\n"
6494                        "%s: WARNING. SCSI bus operations may FAIL.\n",
6495                        ahd_name(ahd), ahd_name(ahd));
6496         }
6497 init_done:
6498         ahd_restart(ahd);
6499         ahd_timer_reset(&ahd->stat_timer, AHD_STAT_UPDATE_US,
6500                         ahd_stat_timer, ahd);
6501         return (0);
6502 }
6503
6504 /*
6505  * (Re)initialize chip state after a chip reset.
6506  */
6507 static void
6508 ahd_chip_init(struct ahd_softc *ahd)
6509 {
6510         uint32_t busaddr;
6511         u_int    sxfrctl1;
6512         u_int    scsiseq_template;
6513         u_int    wait;
6514         u_int    i;
6515         u_int    target;
6516
6517         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
6518         /*
6519          * Take the LED out of diagnostic mode
6520          */
6521         ahd_outb(ahd, SBLKCTL, ahd_inb(ahd, SBLKCTL) & ~(DIAGLEDEN|DIAGLEDON));
6522
6523         /*
6524          * Return HS_MAILBOX to its default value.
6525          */
6526         ahd->hs_mailbox = 0;
6527         ahd_outb(ahd, HS_MAILBOX, 0);
6528
6529         /* Set the SCSI Id, SXFRCTL0, SXFRCTL1, and SIMODE1. */
6530         ahd_outb(ahd, IOWNID, ahd->our_id);
6531         ahd_outb(ahd, TOWNID, ahd->our_id);
6532         sxfrctl1 = (ahd->flags & AHD_TERM_ENB_A) != 0 ? STPWEN : 0;
6533         sxfrctl1 |= (ahd->flags & AHD_SPCHK_ENB_A) != 0 ? ENSPCHK : 0;
6534         if ((ahd->bugs & AHD_LONG_SETIMO_BUG)
6535          && (ahd->seltime != STIMESEL_MIN)) {
6536                 /*
6537                  * The selection timer duration is twice as long
6538                  * as it should be.  Halve it by adding "1" to
6539                  * the user specified setting.
6540                  */
6541                 sxfrctl1 |= ahd->seltime + STIMESEL_BUG_ADJ;
6542         } else {
6543                 sxfrctl1 |= ahd->seltime;
6544         }
6545
6546         ahd_outb(ahd, SXFRCTL0, DFON);
6547         ahd_outb(ahd, SXFRCTL1, sxfrctl1|ahd->seltime|ENSTIMER|ACTNEGEN);
6548         ahd_outb(ahd, SIMODE1, ENSELTIMO|ENSCSIRST|ENSCSIPERR);
6549
6550         /*
6551          * Now that termination is set, wait for up
6552          * to 500ms for our transceivers to settle.  If
6553          * the adapter does not have a cable attached,
6554          * the transceivers may never settle, so don't
6555          * complain if we fail here.
6556          */
6557         for (wait = 10000;
6558              (ahd_inb(ahd, SBLKCTL) & (ENAB40|ENAB20)) == 0 && wait;
6559              wait--)
6560                 ahd_delay(100);
6561
6562         /* Clear any false bus resets due to the transceivers settling */
6563         ahd_outb(ahd, CLRSINT1, CLRSCSIRSTI);
6564         ahd_outb(ahd, CLRINT, CLRSCSIINT);
6565
6566         /* Initialize mode specific S/G state. */
6567         for (i = 0; i < 2; i++) {
6568                 ahd_set_modes(ahd, AHD_MODE_DFF0 + i, AHD_MODE_DFF0 + i);
6569                 ahd_outb(ahd, LONGJMP_ADDR + 1, INVALID_ADDR);
6570                 ahd_outb(ahd, SG_STATE, 0);
6571                 ahd_outb(ahd, CLRSEQINTSRC, 0xFF);
6572                 ahd_outb(ahd, SEQIMODE,
6573                          ENSAVEPTRS|ENCFG4DATA|ENCFG4ISTAT
6574                         |ENCFG4TSTAT|ENCFG4ICMD|ENCFG4TCMD);
6575         }
6576
6577         ahd_set_modes(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
6578         ahd_outb(ahd, DSCOMMAND0, ahd_inb(ahd, DSCOMMAND0)|MPARCKEN|CACHETHEN);
6579         ahd_outb(ahd, DFF_THRSH, RD_DFTHRSH_75|WR_DFTHRSH_75);
6580         ahd_outb(ahd, SIMODE0, ENIOERR|ENOVERRUN);
6581         ahd_outb(ahd, SIMODE3, ENNTRAMPERR|ENOSRAMPERR);
6582         if ((ahd->bugs & AHD_BUSFREEREV_BUG) != 0) {
6583                 ahd_outb(ahd, OPTIONMODE, AUTOACKEN|AUTO_MSGOUT_DE);
6584         } else {
6585                 ahd_outb(ahd, OPTIONMODE, AUTOACKEN|BUSFREEREV|AUTO_MSGOUT_DE);
6586         }
6587         ahd_outb(ahd, SCSCHKN, CURRFIFODEF|WIDERESEN|SHVALIDSTDIS);
6588         if ((ahd->chip & AHD_BUS_MASK) == AHD_PCIX)
6589                 /*
6590                  * Do not issue a target abort when a split completion
6591                  * error occurs.  Let our PCIX interrupt handler deal
6592                  * with it instead. H2A4 Razor #625
6593                  */
6594                 ahd_outb(ahd, PCIXCTL, ahd_inb(ahd, PCIXCTL) | SPLTSTADIS);
6595
6596         if ((ahd->bugs & AHD_LQOOVERRUN_BUG) != 0)
6597                 ahd_outb(ahd, LQOSCSCTL, LQONOCHKOVER);
6598
6599         /*
6600          * Tweak IOCELL settings.
6601          */
6602         if ((ahd->flags & AHD_HP_BOARD) != 0) {
6603                 for (i = 0; i < NUMDSPS; i++) {
6604                         ahd_outb(ahd, DSPSELECT, i);
6605                         ahd_outb(ahd, WRTBIASCTL, WRTBIASCTL_HP_DEFAULT);
6606                 }
6607 #ifdef AHD_DEBUG
6608                 if ((ahd_debug & AHD_SHOW_MISC) != 0)
6609                         printf("%s: WRTBIASCTL now 0x%x\n", ahd_name(ahd),
6610                                WRTBIASCTL_HP_DEFAULT);
6611 #endif
6612         }
6613         ahd_setup_iocell_workaround(ahd);
6614
6615         /*
6616          * Enable LQI Manager interrupts.
6617          */
6618         ahd_outb(ahd, LQIMODE1, ENLQIPHASE_LQ|ENLQIPHASE_NLQ|ENLIQABORT
6619                               | ENLQICRCI_LQ|ENLQICRCI_NLQ|ENLQIBADLQI
6620                               | ENLQIOVERI_LQ|ENLQIOVERI_NLQ);
6621         ahd_outb(ahd, LQOMODE0, ENLQOATNLQ|ENLQOATNPKT|ENLQOTCRC);
6622         /*
6623          * We choose to have the sequencer catch LQOPHCHGINPKT errors
6624          * manually for the command phase at the start of a packetized
6625          * selection case.  ENLQOBUSFREE should be made redundant by
6626          * the BUSFREE interrupt, but it seems that some LQOBUSFREE
6627          * events fail to assert the BUSFREE interrupt so we must
6628          * also enable LQOBUSFREE interrupts.
6629          */
6630         ahd_outb(ahd, LQOMODE1, ENLQOBUSFREE);
6631
6632         /*
6633          * Setup sequencer interrupt handlers.
6634          */
6635         ahd_outw(ahd, INTVEC1_ADDR, ahd_resolve_seqaddr(ahd, LABEL_seq_isr));
6636         ahd_outw(ahd, INTVEC2_ADDR, ahd_resolve_seqaddr(ahd, LABEL_timer_isr));
6637
6638         /*
6639          * Setup SCB Offset registers.
6640          */
6641         if ((ahd->bugs & AHD_PKT_LUN_BUG) != 0) {
6642                 ahd_outb(ahd, LUNPTR, offsetof(struct hardware_scb,
6643                          pkt_long_lun));
6644         } else {
6645                 ahd_outb(ahd, LUNPTR, offsetof(struct hardware_scb, lun));
6646         }
6647         ahd_outb(ahd, CMDLENPTR, offsetof(struct hardware_scb, cdb_len));
6648         ahd_outb(ahd, ATTRPTR, offsetof(struct hardware_scb, task_attribute));
6649         ahd_outb(ahd, FLAGPTR, offsetof(struct hardware_scb, task_management));
6650         ahd_outb(ahd, CMDPTR, offsetof(struct hardware_scb,
6651                                        shared_data.idata.cdb));
6652         ahd_outb(ahd, QNEXTPTR,
6653                  offsetof(struct hardware_scb, next_hscb_busaddr));
6654         ahd_outb(ahd, ABRTBITPTR, MK_MESSAGE_BIT_OFFSET);
6655         ahd_outb(ahd, ABRTBYTEPTR, offsetof(struct hardware_scb, control));
6656         if ((ahd->bugs & AHD_PKT_LUN_BUG) != 0) {
6657                 ahd_outb(ahd, LUNLEN,
6658                          sizeof(ahd->next_queued_hscb->pkt_long_lun) - 1);
6659         } else {
6660                 ahd_outb(ahd, LUNLEN, LUNLEN_SINGLE_LEVEL_LUN);
6661         }
6662         ahd_outb(ahd, CDBLIMIT, SCB_CDB_LEN_PTR - 1);
6663         ahd_outb(ahd, MAXCMD, 0xFF);
6664         ahd_outb(ahd, SCBAUTOPTR,
6665                  AUSCBPTR_EN | offsetof(struct hardware_scb, tag));
6666
6667         /* We haven't been enabled for target mode yet. */
6668         ahd_outb(ahd, MULTARGID, 0);
6669         ahd_outb(ahd, MULTARGID + 1, 0);
6670
6671         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
6672         /* Initialize the negotiation table. */
6673         if ((ahd->features & AHD_NEW_IOCELL_OPTS) == 0) {
6674                 /*
6675                  * Clear the spare bytes in the neg table to avoid
6676                  * spurious parity errors.
6677                  */
6678                 for (target = 0; target < AHD_NUM_TARGETS; target++) {
6679                         ahd_outb(ahd, NEGOADDR, target);
6680                         ahd_outb(ahd, ANNEXCOL, AHD_ANNEXCOL_PER_DEV0);
6681                         for (i = 0; i < AHD_NUM_PER_DEV_ANNEXCOLS; i++)
6682                                 ahd_outb(ahd, ANNEXDAT, 0);
6683                 }
6684         }
6685         for (target = 0; target < AHD_NUM_TARGETS; target++) {
6686                 struct   ahd_devinfo devinfo;
6687                 struct   ahd_initiator_tinfo *tinfo;
6688                 struct   ahd_tmode_tstate *tstate;
6689
6690                 tinfo = ahd_fetch_transinfo(ahd, 'A', ahd->our_id,
6691                                             target, &tstate);
6692                 ahd_compile_devinfo(&devinfo, ahd->our_id,
6693                                     target, CAM_LUN_WILDCARD,
6694                                     'A', ROLE_INITIATOR);
6695                 ahd_update_neg_table(ahd, &devinfo, &tinfo->curr);
6696         }
6697
6698         ahd_outb(ahd, CLRSINT3, NTRAMPERR|OSRAMPERR);
6699         ahd_outb(ahd, CLRINT, CLRSCSIINT);
6700
6701 #ifdef NEEDS_MORE_TESTING
6702         /*
6703          * Always enable abort on incoming L_Qs if this feature is
6704          * supported.  We use this to catch invalid SCB references.
6705          */
6706         if ((ahd->bugs & AHD_ABORT_LQI_BUG) == 0)
6707                 ahd_outb(ahd, LQCTL1, ABORTPENDING);
6708         else
6709 #endif
6710                 ahd_outb(ahd, LQCTL1, 0);
6711
6712         /* All of our queues are empty */
6713         ahd->qoutfifonext = 0;
6714         ahd->qoutfifonext_valid_tag = QOUTFIFO_ENTRY_VALID;
6715         ahd_outb(ahd, QOUTFIFO_ENTRY_VALID_TAG, QOUTFIFO_ENTRY_VALID);
6716         for (i = 0; i < AHD_QOUT_SIZE; i++)
6717                 ahd->qoutfifo[i].valid_tag = 0;
6718         ahd_sync_qoutfifo(ahd, BUS_DMASYNC_PREREAD);
6719
6720         ahd->qinfifonext = 0;
6721         for (i = 0; i < AHD_QIN_SIZE; i++)
6722                 ahd->qinfifo[i] = SCB_LIST_NULL;
6723
6724         if ((ahd->features & AHD_TARGETMODE) != 0) {
6725                 /* All target command blocks start out invalid. */
6726                 for (i = 0; i < AHD_TMODE_CMDS; i++)
6727                         ahd->targetcmds[i].cmd_valid = 0;
6728                 ahd_sync_tqinfifo(ahd, BUS_DMASYNC_PREREAD);
6729                 ahd->tqinfifonext = 1;
6730                 ahd_outb(ahd, KERNEL_TQINPOS, ahd->tqinfifonext - 1);
6731                 ahd_outb(ahd, TQINPOS, ahd->tqinfifonext);
6732         }
6733
6734         /* Initialize Scratch Ram. */
6735         ahd_outb(ahd, SEQ_FLAGS, 0);
6736         ahd_outb(ahd, SEQ_FLAGS2, 0);
6737
6738         /* We don't have any waiting selections */
6739         ahd_outw(ahd, WAITING_TID_HEAD, SCB_LIST_NULL);
6740         ahd_outw(ahd, WAITING_TID_TAIL, SCB_LIST_NULL);
6741         ahd_outw(ahd, MK_MESSAGE_SCB, SCB_LIST_NULL);
6742         ahd_outw(ahd, MK_MESSAGE_SCSIID, 0xFF);
6743         for (i = 0; i < AHD_NUM_TARGETS; i++)
6744                 ahd_outw(ahd, WAITING_SCB_TAILS + (2 * i), SCB_LIST_NULL);
6745
6746         /*
6747          * Nobody is waiting to be DMAed into the QOUTFIFO.
6748          */
6749         ahd_outw(ahd, COMPLETE_SCB_HEAD, SCB_LIST_NULL);
6750         ahd_outw(ahd, COMPLETE_SCB_DMAINPROG_HEAD, SCB_LIST_NULL);
6751         ahd_outw(ahd, COMPLETE_DMA_SCB_HEAD, SCB_LIST_NULL);
6752         ahd_outw(ahd, COMPLETE_DMA_SCB_TAIL, SCB_LIST_NULL);
6753         ahd_outw(ahd, COMPLETE_ON_QFREEZE_HEAD, SCB_LIST_NULL);
6754
6755         /*
6756          * The Freeze Count is 0.
6757          */
6758         ahd->qfreeze_cnt = 0;
6759         ahd_outw(ahd, QFREEZE_COUNT, 0);
6760         ahd_outw(ahd, KERNEL_QFREEZE_COUNT, 0);
6761
6762         /*
6763          * Tell the sequencer where it can find our arrays in memory.
6764          */
6765         busaddr = ahd->shared_data_map.physaddr;
6766         ahd_outl(ahd, SHARED_DATA_ADDR, busaddr);
6767         ahd_outl(ahd, QOUTFIFO_NEXT_ADDR, busaddr);
6768
6769         /*
6770          * Setup the allowed SCSI Sequences based on operational mode.
6771          * If we are a target, we'll enable select in operations once
6772          * we've had a lun enabled.
6773          */
6774         scsiseq_template = ENAUTOATNP;
6775         if ((ahd->flags & AHD_INITIATORROLE) != 0)
6776                 scsiseq_template |= ENRSELI;
6777         ahd_outb(ahd, SCSISEQ_TEMPLATE, scsiseq_template);
6778
6779         /* There are no busy SCBs yet. */
6780         for (target = 0; target < AHD_NUM_TARGETS; target++) {
6781                 int lun;
6782
6783                 for (lun = 0; lun < AHD_NUM_LUNS_NONPKT; lun++)
6784                         ahd_unbusy_tcl(ahd, BUILD_TCL_RAW(target, 'A', lun));
6785         }
6786
6787         /*
6788          * Initialize the group code to command length table.
6789          * Vendor Unique codes are set to 0 so we only capture
6790          * the first byte of the cdb.  These can be overridden
6791          * when target mode is enabled.
6792          */
6793         ahd_outb(ahd, CMDSIZE_TABLE, 5);
6794         ahd_outb(ahd, CMDSIZE_TABLE + 1, 9);
6795         ahd_outb(ahd, CMDSIZE_TABLE + 2, 9);
6796         ahd_outb(ahd, CMDSIZE_TABLE + 3, 0);
6797         ahd_outb(ahd, CMDSIZE_TABLE + 4, 15);
6798         ahd_outb(ahd, CMDSIZE_TABLE + 5, 11);
6799         ahd_outb(ahd, CMDSIZE_TABLE + 6, 0);
6800         ahd_outb(ahd, CMDSIZE_TABLE + 7, 0);
6801
6802         /* Tell the sequencer of our initial queue positions */
6803         ahd_set_modes(ahd, AHD_MODE_CCHAN, AHD_MODE_CCHAN);
6804         ahd_outb(ahd, QOFF_CTLSTA, SCB_QSIZE_512);
6805         ahd->qinfifonext = 0;
6806         ahd_set_hnscb_qoff(ahd, ahd->qinfifonext);
6807         ahd_set_hescb_qoff(ahd, 0);
6808         ahd_set_snscb_qoff(ahd, 0);
6809         ahd_set_sescb_qoff(ahd, 0);
6810         ahd_set_sdscb_qoff(ahd, 0);
6811
6812         /*
6813          * Tell the sequencer which SCB will be the next one it receives.
6814          */
6815         busaddr = ahd_le32toh(ahd->next_queued_hscb->hscb_busaddr);
6816         ahd_outl(ahd, NEXT_QUEUED_SCB_ADDR, busaddr);
6817
6818         /*
6819          * Default to coalescing disabled.
6820          */
6821         ahd_outw(ahd, INT_COALESCING_CMDCOUNT, 0);
6822         ahd_outw(ahd, CMDS_PENDING, 0);
6823         ahd_update_coalescing_values(ahd, ahd->int_coalescing_timer,
6824                                      ahd->int_coalescing_maxcmds,
6825                                      ahd->int_coalescing_mincmds);
6826         ahd_enable_coalescing(ahd, FALSE);
6827
6828         ahd_loadseq(ahd);
6829         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
6830
6831         if (ahd->features & AHD_AIC79XXB_SLOWCRC) {
6832                 u_int negodat3 = ahd_inb(ahd, NEGCONOPTS);
6833
6834                 negodat3 |= ENSLOWCRC;
6835                 ahd_outb(ahd, NEGCONOPTS, negodat3);
6836                 negodat3 = ahd_inb(ahd, NEGCONOPTS);
6837                 if (!(negodat3 & ENSLOWCRC))
6838                         printf("aic79xx: failed to set the SLOWCRC bit\n");
6839                 else
6840                         printf("aic79xx: SLOWCRC bit set\n");
6841         }
6842 }
6843
6844 /*
6845  * Setup default device and controller settings.
6846  * This should only be called if our probe has
6847  * determined that no configuration data is available.
6848  */
6849 int
6850 ahd_default_config(struct ahd_softc *ahd)
6851 {
6852         int     targ;
6853
6854         ahd->our_id = 7;
6855
6856         /*
6857          * Allocate a tstate to house information for our
6858          * initiator presence on the bus as well as the user
6859          * data for any target mode initiator.
6860          */
6861         if (ahd_alloc_tstate(ahd, ahd->our_id, 'A') == NULL) {
6862                 printf("%s: unable to allocate ahd_tmode_tstate.  "
6863                        "Failing attach\n", ahd_name(ahd));
6864                 return (ENOMEM);
6865         }
6866
6867         for (targ = 0; targ < AHD_NUM_TARGETS; targ++) {
6868                 struct   ahd_devinfo devinfo;
6869                 struct   ahd_initiator_tinfo *tinfo;
6870                 struct   ahd_tmode_tstate *tstate;
6871                 uint16_t target_mask;
6872
6873                 tinfo = ahd_fetch_transinfo(ahd, 'A', ahd->our_id,
6874                                             targ, &tstate);
6875                 /*
6876                  * We support SPC2 and SPI4.
6877                  */
6878                 tinfo->user.protocol_version = 4;
6879                 tinfo->user.transport_version = 4;
6880
6881                 target_mask = 0x01 << targ;
6882                 ahd->user_discenable |= target_mask;
6883                 tstate->discenable |= target_mask;
6884                 ahd->user_tagenable |= target_mask;
6885 #ifdef AHD_FORCE_160
6886                 tinfo->user.period = AHD_SYNCRATE_DT;
6887 #else
6888                 tinfo->user.period = AHD_SYNCRATE_160;
6889 #endif
6890                 tinfo->user.offset = MAX_OFFSET;
6891                 tinfo->user.ppr_options = MSG_EXT_PPR_RD_STRM
6892                                         | MSG_EXT_PPR_WR_FLOW
6893                                         | MSG_EXT_PPR_HOLD_MCS
6894                                         | MSG_EXT_PPR_IU_REQ
6895                                         | MSG_EXT_PPR_QAS_REQ
6896                                         | MSG_EXT_PPR_DT_REQ;
6897                 if ((ahd->features & AHD_RTI) != 0)
6898                         tinfo->user.ppr_options |= MSG_EXT_PPR_RTI;
6899
6900                 tinfo->user.width = MSG_EXT_WDTR_BUS_16_BIT;
6901
6902                 /*
6903                  * Start out Async/Narrow/Untagged and with
6904                  * conservative protocol support.
6905                  */
6906                 tinfo->goal.protocol_version = 2;
6907                 tinfo->goal.transport_version = 2;
6908                 tinfo->curr.protocol_version = 2;
6909                 tinfo->curr.transport_version = 2;
6910                 ahd_compile_devinfo(&devinfo, ahd->our_id,
6911                                     targ, CAM_LUN_WILDCARD,
6912                                     'A', ROLE_INITIATOR);
6913                 tstate->tagenable &= ~target_mask;
6914                 ahd_set_width(ahd, &devinfo, MSG_EXT_WDTR_BUS_8_BIT,
6915                               AHD_TRANS_CUR|AHD_TRANS_GOAL, /*paused*/TRUE);
6916                 ahd_set_syncrate(ahd, &devinfo, /*period*/0, /*offset*/0,
6917                                  /*ppr_options*/0, AHD_TRANS_CUR|AHD_TRANS_GOAL,
6918                                  /*paused*/TRUE);
6919         }
6920         return (0);
6921 }
6922
6923 /*
6924  * Parse device configuration information.
6925  */
6926 int
6927 ahd_parse_cfgdata(struct ahd_softc *ahd, struct seeprom_config *sc)
6928 {
6929         int targ;
6930         int max_targ;
6931
6932         max_targ = sc->max_targets & CFMAXTARG;
6933         ahd->our_id = sc->brtime_id & CFSCSIID;
6934
6935         /*
6936          * Allocate a tstate to house information for our
6937          * initiator presence on the bus as well as the user
6938          * data for any target mode initiator.
6939          */
6940         if (ahd_alloc_tstate(ahd, ahd->our_id, 'A') == NULL) {
6941                 printf("%s: unable to allocate ahd_tmode_tstate.  "
6942                        "Failing attach\n", ahd_name(ahd));
6943                 return (ENOMEM);
6944         }
6945
6946         for (targ = 0; targ < max_targ; targ++) {
6947                 struct   ahd_devinfo devinfo;
6948                 struct   ahd_initiator_tinfo *tinfo;
6949                 struct   ahd_transinfo *user_tinfo;
6950                 struct   ahd_tmode_tstate *tstate;
6951                 uint16_t target_mask;
6952
6953                 tinfo = ahd_fetch_transinfo(ahd, 'A', ahd->our_id,
6954                                             targ, &tstate);
6955                 user_tinfo = &tinfo->user;
6956
6957                 /*
6958                  * We support SPC2 and SPI4.
6959                  */
6960                 tinfo->user.protocol_version = 4;
6961                 tinfo->user.transport_version = 4;
6962
6963                 target_mask = 0x01 << targ;
6964                 ahd->user_discenable &= ~target_mask;
6965                 tstate->discenable &= ~target_mask;
6966                 ahd->user_tagenable &= ~target_mask;
6967                 if (sc->device_flags[targ] & CFDISC) {
6968                         tstate->discenable |= target_mask;
6969                         ahd->user_discenable |= target_mask;
6970                         ahd->user_tagenable |= target_mask;
6971                 } else {
6972                         /*
6973                          * Cannot be packetized without disconnection.
6974                          */
6975                         sc->device_flags[targ] &= ~CFPACKETIZED;
6976                 }
6977
6978                 user_tinfo->ppr_options = 0;
6979                 user_tinfo->period = (sc->device_flags[targ] & CFXFER);
6980                 if (user_tinfo->period < CFXFER_ASYNC) {
6981                         if (user_tinfo->period <= AHD_PERIOD_10MHz)
6982                                 user_tinfo->ppr_options |= MSG_EXT_PPR_DT_REQ;
6983                         user_tinfo->offset = MAX_OFFSET;
6984                 } else  {
6985                         user_tinfo->offset = 0;
6986                         user_tinfo->period = AHD_ASYNC_XFER_PERIOD;
6987                 }
6988 #ifdef AHD_FORCE_160
6989                 if (user_tinfo->period <= AHD_SYNCRATE_160)
6990                         user_tinfo->period = AHD_SYNCRATE_DT;
6991 #endif
6992
6993                 if ((sc->device_flags[targ] & CFPACKETIZED) != 0) {
6994                         user_tinfo->ppr_options |= MSG_EXT_PPR_RD_STRM
6995                                                 |  MSG_EXT_PPR_WR_FLOW
6996                                                 |  MSG_EXT_PPR_HOLD_MCS
6997                                                 |  MSG_EXT_PPR_IU_REQ;
6998                         if ((ahd->features & AHD_RTI) != 0)
6999                                 user_tinfo->ppr_options |= MSG_EXT_PPR_RTI;
7000                 }
7001
7002                 if ((sc->device_flags[targ] & CFQAS) != 0)
7003                         user_tinfo->ppr_options |= MSG_EXT_PPR_QAS_REQ;
7004
7005                 if ((sc->device_flags[targ] & CFWIDEB) != 0)
7006                         user_tinfo->width = MSG_EXT_WDTR_BUS_16_BIT;
7007                 else
7008                         user_tinfo->width = MSG_EXT_WDTR_BUS_8_BIT;
7009 #ifdef AHD_DEBUG
7010                 if ((ahd_debug & AHD_SHOW_MISC) != 0)
7011                         printf("(%d): %x:%x:%x:%x\n", targ, user_tinfo->width,
7012                                user_tinfo->period, user_tinfo->offset,
7013                                user_tinfo->ppr_options);
7014 #endif
7015                 /*
7016                  * Start out Async/Narrow/Untagged and with
7017                  * conservative protocol support.
7018                  */
7019                 tstate->tagenable &= ~target_mask;
7020                 tinfo->goal.protocol_version = 2;
7021                 tinfo->goal.transport_version = 2;
7022                 tinfo->curr.protocol_version = 2;
7023                 tinfo->curr.transport_version = 2;
7024                 ahd_compile_devinfo(&devinfo, ahd->our_id,
7025                                     targ, CAM_LUN_WILDCARD,
7026                                     'A', ROLE_INITIATOR);
7027                 ahd_set_width(ahd, &devinfo, MSG_EXT_WDTR_BUS_8_BIT,
7028                               AHD_TRANS_CUR|AHD_TRANS_GOAL, /*paused*/TRUE);
7029                 ahd_set_syncrate(ahd, &devinfo, /*period*/0, /*offset*/0,
7030                                  /*ppr_options*/0, AHD_TRANS_CUR|AHD_TRANS_GOAL,
7031                                  /*paused*/TRUE);
7032         }
7033
7034         ahd->flags &= ~AHD_SPCHK_ENB_A;
7035         if (sc->bios_control & CFSPARITY)
7036                 ahd->flags |= AHD_SPCHK_ENB_A;
7037
7038         ahd->flags &= ~AHD_RESET_BUS_A;
7039         if (sc->bios_control & CFRESETB)
7040                 ahd->flags |= AHD_RESET_BUS_A;
7041
7042         ahd->flags &= ~AHD_EXTENDED_TRANS_A;
7043         if (sc->bios_control & CFEXTEND)
7044                 ahd->flags |= AHD_EXTENDED_TRANS_A;
7045
7046         ahd->flags &= ~AHD_BIOS_ENABLED;
7047         if ((sc->bios_control & CFBIOSSTATE) == CFBS_ENABLED)
7048                 ahd->flags |= AHD_BIOS_ENABLED;
7049
7050         ahd->flags &= ~AHD_STPWLEVEL_A;
7051         if ((sc->adapter_control & CFSTPWLEVEL) != 0)
7052                 ahd->flags |= AHD_STPWLEVEL_A;
7053
7054         return (0);
7055 }
7056
7057 /*
7058  * Parse device configuration information.
7059  */
7060 int
7061 ahd_parse_vpddata(struct ahd_softc *ahd, struct vpd_config *vpd)
7062 {
7063         int error;
7064
7065         error = ahd_verify_vpd_cksum(vpd);
7066         if (error == 0)
7067                 return (EINVAL);
7068         if ((vpd->bios_flags & VPDBOOTHOST) != 0)
7069                 ahd->flags |= AHD_BOOT_CHANNEL;
7070         return (0);
7071 }
7072
7073 void
7074 ahd_intr_enable(struct ahd_softc *ahd, int enable)
7075 {
7076         u_int hcntrl;
7077
7078         hcntrl = ahd_inb(ahd, HCNTRL);
7079         hcntrl &= ~INTEN;
7080         ahd->pause &= ~INTEN;
7081         ahd->unpause &= ~INTEN;
7082         if (enable) {
7083                 hcntrl |= INTEN;
7084                 ahd->pause |= INTEN;
7085                 ahd->unpause |= INTEN;
7086         }
7087         ahd_outb(ahd, HCNTRL, hcntrl);
7088 }
7089
7090 static void
7091 ahd_update_coalescing_values(struct ahd_softc *ahd, u_int timer, u_int maxcmds,
7092                              u_int mincmds)
7093 {
7094         if (timer > AHD_TIMER_MAX_US)
7095                 timer = AHD_TIMER_MAX_US;
7096         ahd->int_coalescing_timer = timer;
7097
7098         if (maxcmds > AHD_INT_COALESCING_MAXCMDS_MAX)
7099                 maxcmds = AHD_INT_COALESCING_MAXCMDS_MAX;
7100         if (mincmds > AHD_INT_COALESCING_MINCMDS_MAX)
7101                 mincmds = AHD_INT_COALESCING_MINCMDS_MAX;
7102         ahd->int_coalescing_maxcmds = maxcmds;
7103         ahd_outw(ahd, INT_COALESCING_TIMER, timer / AHD_TIMER_US_PER_TICK);
7104         ahd_outb(ahd, INT_COALESCING_MAXCMDS, -maxcmds);
7105         ahd_outb(ahd, INT_COALESCING_MINCMDS, -mincmds);
7106 }
7107
7108 static void
7109 ahd_enable_coalescing(struct ahd_softc *ahd, int enable)
7110 {
7111
7112         ahd->hs_mailbox &= ~ENINT_COALESCE;
7113         if (enable)
7114                 ahd->hs_mailbox |= ENINT_COALESCE;
7115         ahd_outb(ahd, HS_MAILBOX, ahd->hs_mailbox);
7116         ahd_flush_device_writes(ahd);
7117         ahd_run_qoutfifo(ahd);
7118 }
7119
7120 /*
7121  * Ensure that the card is paused in a location
7122  * outside of all critical sections and that all
7123  * pending work is completed prior to returning.
7124  * This routine should only be called from outside
7125  * an interrupt context.
7126  */
7127 void
7128 ahd_pause_and_flushwork(struct ahd_softc *ahd)
7129 {
7130         u_int intstat;
7131         u_int maxloops;
7132
7133         maxloops = 1000;
7134         ahd->flags |= AHD_ALL_INTERRUPTS;
7135         ahd_pause(ahd);
7136         /*
7137          * Freeze the outgoing selections.  We do this only
7138          * until we are safely paused without further selections
7139          * pending.
7140          */
7141         ahd->qfreeze_cnt--;
7142         ahd_outw(ahd, KERNEL_QFREEZE_COUNT, ahd->qfreeze_cnt);
7143         ahd_outb(ahd, SEQ_FLAGS2, ahd_inb(ahd, SEQ_FLAGS2) | SELECTOUT_QFROZEN);
7144         do {
7145
7146                 ahd_unpause(ahd);
7147                 /*
7148                  * Give the sequencer some time to service
7149                  * any active selections.
7150                  */
7151                 ahd_delay(500);
7152
7153                 ahd_intr(ahd);
7154                 ahd_pause(ahd);
7155                 intstat = ahd_inb(ahd, INTSTAT);
7156                 if ((intstat & INT_PEND) == 0) {
7157                         ahd_clear_critical_section(ahd);
7158                         intstat = ahd_inb(ahd, INTSTAT);
7159                 }
7160         } while (--maxloops
7161               && (intstat != 0xFF || (ahd->features & AHD_REMOVABLE) == 0)
7162               && ((intstat & INT_PEND) != 0
7163                || (ahd_inb(ahd, SCSISEQ0) & ENSELO) != 0
7164                || (ahd_inb(ahd, SSTAT0) & (SELDO|SELINGO)) != 0));
7165
7166         if (maxloops == 0) {
7167                 printf("Infinite interrupt loop, INTSTAT = %x",
7168                       ahd_inb(ahd, INTSTAT));
7169         }
7170         ahd->qfreeze_cnt++;
7171         ahd_outw(ahd, KERNEL_QFREEZE_COUNT, ahd->qfreeze_cnt);
7172
7173         ahd_flush_qoutfifo(ahd);
7174
7175         ahd->flags &= ~AHD_ALL_INTERRUPTS;
7176 }
7177
7178 #if 0
7179 int
7180 ahd_suspend(struct ahd_softc *ahd)
7181 {
7182
7183         ahd_pause_and_flushwork(ahd);
7184
7185         if (LIST_FIRST(&ahd->pending_scbs) != NULL) {
7186                 ahd_unpause(ahd);
7187                 return (EBUSY);
7188         }
7189         ahd_shutdown(ahd);
7190         return (0);
7191 }
7192 #endif  /*  0  */
7193
7194 #if 0
7195 int
7196 ahd_resume(struct ahd_softc *ahd)
7197 {
7198
7199         ahd_reset(ahd, /*reinit*/TRUE);
7200         ahd_intr_enable(ahd, TRUE);
7201         ahd_restart(ahd);
7202         return (0);
7203 }
7204 #endif  /*  0  */
7205
7206 /************************** Busy Target Table *********************************/
7207 /*
7208  * Set SCBPTR to the SCB that contains the busy
7209  * table entry for TCL.  Return the offset into
7210  * the SCB that contains the entry for TCL.
7211  * saved_scbid is dereferenced and set to the
7212  * scbid that should be restored once manipualtion
7213  * of the TCL entry is complete.
7214  */
7215 static __inline u_int
7216 ahd_index_busy_tcl(struct ahd_softc *ahd, u_int *saved_scbid, u_int tcl)
7217 {
7218         /*
7219          * Index to the SCB that contains the busy entry.
7220          */
7221         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
7222         *saved_scbid = ahd_get_scbptr(ahd);
7223         ahd_set_scbptr(ahd, TCL_LUN(tcl)
7224                      | ((TCL_TARGET_OFFSET(tcl) & 0xC) << 4));
7225
7226         /*
7227          * And now calculate the SCB offset to the entry.
7228          * Each entry is 2 bytes wide, hence the
7229          * multiplication by 2.
7230          */
7231         return (((TCL_TARGET_OFFSET(tcl) & 0x3) << 1) + SCB_DISCONNECTED_LISTS);
7232 }
7233
7234 /*
7235  * Return the untagged transaction id for a given target/channel lun.
7236  */
7237 static u_int
7238 ahd_find_busy_tcl(struct ahd_softc *ahd, u_int tcl)
7239 {
7240         u_int scbid;
7241         u_int scb_offset;
7242         u_int saved_scbptr;
7243
7244         scb_offset = ahd_index_busy_tcl(ahd, &saved_scbptr, tcl);
7245         scbid = ahd_inw_scbram(ahd, scb_offset);
7246         ahd_set_scbptr(ahd, saved_scbptr);
7247         return (scbid);
7248 }
7249
7250 static void
7251 ahd_busy_tcl(struct ahd_softc *ahd, u_int tcl, u_int scbid)
7252 {
7253         u_int scb_offset;
7254         u_int saved_scbptr;
7255
7256         scb_offset = ahd_index_busy_tcl(ahd, &saved_scbptr, tcl);
7257         ahd_outw(ahd, scb_offset, scbid);
7258         ahd_set_scbptr(ahd, saved_scbptr);
7259 }
7260
7261 /************************** SCB and SCB queue management **********************/
7262 static int
7263 ahd_match_scb(struct ahd_softc *ahd, struct scb *scb, int target,
7264               char channel, int lun, u_int tag, role_t role)
7265 {
7266         int targ = SCB_GET_TARGET(ahd, scb);
7267         char chan = SCB_GET_CHANNEL(ahd, scb);
7268         int slun = SCB_GET_LUN(scb);
7269         int match;
7270
7271         match = ((chan == channel) || (channel == ALL_CHANNELS));
7272         if (match != 0)
7273                 match = ((targ == target) || (target == CAM_TARGET_WILDCARD));
7274         if (match != 0)
7275                 match = ((lun == slun) || (lun == CAM_LUN_WILDCARD));
7276         if (match != 0) {
7277 #ifdef AHD_TARGET_MODE
7278                 int group;
7279
7280                 group = XPT_FC_GROUP(scb->io_ctx->ccb_h.func_code);
7281                 if (role == ROLE_INITIATOR) {
7282                         match = (group != XPT_FC_GROUP_TMODE)
7283                               && ((tag == SCB_GET_TAG(scb))
7284                                || (tag == SCB_LIST_NULL));
7285                 } else if (role == ROLE_TARGET) {
7286                         match = (group == XPT_FC_GROUP_TMODE)
7287                               && ((tag == scb->io_ctx->csio.tag_id)
7288                                || (tag == SCB_LIST_NULL));
7289                 }
7290 #else /* !AHD_TARGET_MODE */
7291                 match = ((tag == SCB_GET_TAG(scb)) || (tag == SCB_LIST_NULL));
7292 #endif /* AHD_TARGET_MODE */
7293         }
7294
7295         return match;
7296 }
7297
7298 static void
7299 ahd_freeze_devq(struct ahd_softc *ahd, struct scb *scb)
7300 {
7301         int     target;
7302         char    channel;
7303         int     lun;
7304
7305         target = SCB_GET_TARGET(ahd, scb);
7306         lun = SCB_GET_LUN(scb);
7307         channel = SCB_GET_CHANNEL(ahd, scb);
7308
7309         ahd_search_qinfifo(ahd, target, channel, lun,
7310                            /*tag*/SCB_LIST_NULL, ROLE_UNKNOWN,
7311                            CAM_REQUEUE_REQ, SEARCH_COMPLETE);
7312
7313         ahd_platform_freeze_devq(ahd, scb);
7314 }
7315
7316 void
7317 ahd_qinfifo_requeue_tail(struct ahd_softc *ahd, struct scb *scb)
7318 {
7319         struct scb      *prev_scb;
7320         ahd_mode_state   saved_modes;
7321
7322         saved_modes = ahd_save_modes(ahd);
7323         ahd_set_modes(ahd, AHD_MODE_CCHAN, AHD_MODE_CCHAN);
7324         prev_scb = NULL;
7325         if (ahd_qinfifo_count(ahd) != 0) {
7326                 u_int prev_tag;
7327                 u_int prev_pos;
7328
7329                 prev_pos = AHD_QIN_WRAP(ahd->qinfifonext - 1);
7330                 prev_tag = ahd->qinfifo[prev_pos];
7331                 prev_scb = ahd_lookup_scb(ahd, prev_tag);
7332         }
7333         ahd_qinfifo_requeue(ahd, prev_scb, scb);
7334         ahd_set_hnscb_qoff(ahd, ahd->qinfifonext);
7335         ahd_restore_modes(ahd, saved_modes);
7336 }
7337
7338 static void
7339 ahd_qinfifo_requeue(struct ahd_softc *ahd, struct scb *prev_scb,
7340                     struct scb *scb)
7341 {
7342         if (prev_scb == NULL) {
7343                 uint32_t busaddr;
7344
7345                 busaddr = ahd_le32toh(scb->hscb->hscb_busaddr);
7346                 ahd_outl(ahd, NEXT_QUEUED_SCB_ADDR, busaddr);
7347         } else {
7348                 prev_scb->hscb->next_hscb_busaddr = scb->hscb->hscb_busaddr;
7349                 ahd_sync_scb(ahd, prev_scb,
7350                              BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE);
7351         }
7352         ahd->qinfifo[AHD_QIN_WRAP(ahd->qinfifonext)] = SCB_GET_TAG(scb);
7353         ahd->qinfifonext++;
7354         scb->hscb->next_hscb_busaddr = ahd->next_queued_hscb->hscb_busaddr;
7355         ahd_sync_scb(ahd, scb, BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE);
7356 }
7357
7358 static int
7359 ahd_qinfifo_count(struct ahd_softc *ahd)
7360 {
7361         u_int qinpos;
7362         u_int wrap_qinpos;
7363         u_int wrap_qinfifonext;
7364
7365         AHD_ASSERT_MODES(ahd, AHD_MODE_CCHAN_MSK, AHD_MODE_CCHAN_MSK);
7366         qinpos = ahd_get_snscb_qoff(ahd);
7367         wrap_qinpos = AHD_QIN_WRAP(qinpos);
7368         wrap_qinfifonext = AHD_QIN_WRAP(ahd->qinfifonext);
7369         if (wrap_qinfifonext >= wrap_qinpos)
7370                 return (wrap_qinfifonext - wrap_qinpos);
7371         else
7372                 return (wrap_qinfifonext
7373                       + ARRAY_SIZE(ahd->qinfifo) - wrap_qinpos);
7374 }
7375
7376 void
7377 ahd_reset_cmds_pending(struct ahd_softc *ahd)
7378 {
7379         struct          scb *scb;
7380         ahd_mode_state  saved_modes;
7381         u_int           pending_cmds;
7382
7383         saved_modes = ahd_save_modes(ahd);
7384         ahd_set_modes(ahd, AHD_MODE_CCHAN, AHD_MODE_CCHAN);
7385
7386         /*
7387          * Don't count any commands as outstanding that the
7388          * sequencer has already marked for completion.
7389          */
7390         ahd_flush_qoutfifo(ahd);
7391
7392         pending_cmds = 0;
7393         LIST_FOREACH(scb, &ahd->pending_scbs, pending_links) {
7394                 pending_cmds++;
7395         }
7396         ahd_outw(ahd, CMDS_PENDING, pending_cmds - ahd_qinfifo_count(ahd));
7397         ahd_restore_modes(ahd, saved_modes);
7398         ahd->flags &= ~AHD_UPDATE_PEND_CMDS;
7399 }
7400
7401 static void
7402 ahd_done_with_status(struct ahd_softc *ahd, struct scb *scb, uint32_t status)
7403 {
7404         cam_status ostat;
7405         cam_status cstat;
7406
7407         ostat = ahd_get_transaction_status(scb);
7408         if (ostat == CAM_REQ_INPROG)
7409                 ahd_set_transaction_status(scb, status);
7410         cstat = ahd_get_transaction_status(scb);
7411         if (cstat != CAM_REQ_CMP)
7412                 ahd_freeze_scb(scb);
7413         ahd_done(ahd, scb);
7414 }
7415
7416 int
7417 ahd_search_qinfifo(struct ahd_softc *ahd, int target, char channel,
7418                    int lun, u_int tag, role_t role, uint32_t status,
7419                    ahd_search_action action)
7420 {
7421         struct scb      *scb;
7422         struct scb      *mk_msg_scb;
7423         struct scb      *prev_scb;
7424         ahd_mode_state   saved_modes;
7425         u_int            qinstart;
7426         u_int            qinpos;
7427         u_int            qintail;
7428         u_int            tid_next;
7429         u_int            tid_prev;
7430         u_int            scbid;
7431         u_int            seq_flags2;
7432         u_int            savedscbptr;
7433         uint32_t         busaddr;
7434         int              found;
7435         int              targets;
7436
7437         /* Must be in CCHAN mode */
7438         saved_modes = ahd_save_modes(ahd);
7439         ahd_set_modes(ahd, AHD_MODE_CCHAN, AHD_MODE_CCHAN);
7440
7441         /*
7442          * Halt any pending SCB DMA.  The sequencer will reinitiate
7443          * this dma if the qinfifo is not empty once we unpause.
7444          */
7445         if ((ahd_inb(ahd, CCSCBCTL) & (CCARREN|CCSCBEN|CCSCBDIR))
7446          == (CCARREN|CCSCBEN|CCSCBDIR)) {
7447                 ahd_outb(ahd, CCSCBCTL,
7448                          ahd_inb(ahd, CCSCBCTL) & ~(CCARREN|CCSCBEN));
7449                 while ((ahd_inb(ahd, CCSCBCTL) & (CCARREN|CCSCBEN)) != 0)
7450                         ;
7451         }
7452         /* Determine sequencer's position in the qinfifo. */
7453         qintail = AHD_QIN_WRAP(ahd->qinfifonext);
7454         qinstart = ahd_get_snscb_qoff(ahd);
7455         qinpos = AHD_QIN_WRAP(qinstart);
7456         found = 0;
7457         prev_scb = NULL;
7458
7459         if (action == SEARCH_PRINT) {
7460                 printf("qinstart = %d qinfifonext = %d\nQINFIFO:",
7461                        qinstart, ahd->qinfifonext);
7462         }
7463
7464         /*
7465          * Start with an empty queue.  Entries that are not chosen
7466          * for removal will be re-added to the queue as we go.
7467          */
7468         ahd->qinfifonext = qinstart;
7469         busaddr = ahd_le32toh(ahd->next_queued_hscb->hscb_busaddr);
7470         ahd_outl(ahd, NEXT_QUEUED_SCB_ADDR, busaddr);
7471
7472         while (qinpos != qintail) {
7473                 scb = ahd_lookup_scb(ahd, ahd->qinfifo[qinpos]);
7474                 if (scb == NULL) {
7475                         printf("qinpos = %d, SCB index = %d\n",
7476                                 qinpos, ahd->qinfifo[qinpos]);
7477                         panic("Loop 1\n");
7478                 }
7479
7480                 if (ahd_match_scb(ahd, scb, target, channel, lun, tag, role)) {
7481                         /*
7482                          * We found an scb that needs to be acted on.
7483                          */
7484                         found++;
7485                         switch (action) {
7486                         case SEARCH_COMPLETE:
7487                                 if ((scb->flags & SCB_ACTIVE) == 0)
7488                                         printf("Inactive SCB in qinfifo\n");
7489                                 ahd_done_with_status(ahd, scb, status);
7490                                 /* FALLTHROUGH */
7491                         case SEARCH_REMOVE:
7492                                 break;
7493                         case SEARCH_PRINT:
7494                                 printf(" 0x%x", ahd->qinfifo[qinpos]);
7495                                 /* FALLTHROUGH */
7496                         case SEARCH_COUNT:
7497                                 ahd_qinfifo_requeue(ahd, prev_scb, scb);
7498                                 prev_scb = scb;
7499                                 break;
7500                         }
7501                 } else {
7502                         ahd_qinfifo_requeue(ahd, prev_scb, scb);
7503                         prev_scb = scb;
7504                 }
7505                 qinpos = AHD_QIN_WRAP(qinpos+1);
7506         }
7507
7508         ahd_set_hnscb_qoff(ahd, ahd->qinfifonext);
7509
7510         if (action == SEARCH_PRINT)
7511                 printf("\nWAITING_TID_QUEUES:\n");
7512
7513         /*
7514          * Search waiting for selection lists.  We traverse the
7515          * list of "their ids" waiting for selection and, if
7516          * appropriate, traverse the SCBs of each "their id"
7517          * looking for matches.
7518          */
7519         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
7520         seq_flags2 = ahd_inb(ahd, SEQ_FLAGS2);
7521         if ((seq_flags2 & PENDING_MK_MESSAGE) != 0) {
7522                 scbid = ahd_inw(ahd, MK_MESSAGE_SCB);
7523                 mk_msg_scb = ahd_lookup_scb(ahd, scbid);
7524         } else
7525                 mk_msg_scb = NULL;
7526         savedscbptr = ahd_get_scbptr(ahd);
7527         tid_next = ahd_inw(ahd, WAITING_TID_HEAD);
7528         tid_prev = SCB_LIST_NULL;
7529         targets = 0;
7530         for (scbid = tid_next; !SCBID_IS_NULL(scbid); scbid = tid_next) {
7531                 u_int tid_head;
7532                 u_int tid_tail;
7533
7534                 targets++;
7535                 if (targets > AHD_NUM_TARGETS)
7536                         panic("TID LIST LOOP");
7537
7538                 if (scbid >= ahd->scb_data.numscbs) {
7539                         printf("%s: Waiting TID List inconsistency. "
7540                                "SCB index == 0x%x, yet numscbs == 0x%x.",
7541                                ahd_name(ahd), scbid, ahd->scb_data.numscbs);
7542                         ahd_dump_card_state(ahd);
7543                         panic("for safety");
7544                 }
7545                 scb = ahd_lookup_scb(ahd, scbid);
7546                 if (scb == NULL) {
7547                         printf("%s: SCB = 0x%x Not Active!\n",
7548                                ahd_name(ahd), scbid);
7549                         panic("Waiting TID List traversal\n");
7550                 }
7551                 ahd_set_scbptr(ahd, scbid);
7552                 tid_next = ahd_inw_scbram(ahd, SCB_NEXT2);
7553                 if (ahd_match_scb(ahd, scb, target, channel, CAM_LUN_WILDCARD,
7554                                   SCB_LIST_NULL, ROLE_UNKNOWN) == 0) {
7555                         tid_prev = scbid;
7556                         continue;
7557                 }
7558
7559                 /*
7560                  * We found a list of scbs that needs to be searched.
7561                  */
7562                 if (action == SEARCH_PRINT)
7563                         printf("       %d ( ", SCB_GET_TARGET(ahd, scb));
7564                 tid_head = scbid;
7565                 found += ahd_search_scb_list(ahd, target, channel,
7566                                              lun, tag, role, status,
7567                                              action, &tid_head, &tid_tail,
7568                                              SCB_GET_TARGET(ahd, scb));
7569                 /*
7570                  * Check any MK_MESSAGE SCB that is still waiting to
7571                  * enter this target's waiting for selection queue.
7572                  */
7573                 if (mk_msg_scb != NULL
7574                  && ahd_match_scb(ahd, mk_msg_scb, target, channel,
7575                                   lun, tag, role)) {
7576
7577                         /*
7578                          * We found an scb that needs to be acted on.
7579                          */
7580                         found++;
7581                         switch (action) {
7582                         case SEARCH_COMPLETE:
7583                                 if ((mk_msg_scb->flags & SCB_ACTIVE) == 0)
7584                                         printf("Inactive SCB pending MK_MSG\n");
7585                                 ahd_done_with_status(ahd, mk_msg_scb, status);
7586                                 /* FALLTHROUGH */
7587                         case SEARCH_REMOVE:
7588                         {
7589                                 u_int tail_offset;
7590
7591                                 printf("Removing MK_MSG scb\n");
7592
7593                                 /*
7594                                  * Reset our tail to the tail of the
7595                                  * main per-target list.
7596                                  */
7597                                 tail_offset = WAITING_SCB_TAILS
7598                                     + (2 * SCB_GET_TARGET(ahd, mk_msg_scb));
7599                                 ahd_outw(ahd, tail_offset, tid_tail);
7600
7601                                 seq_flags2 &= ~PENDING_MK_MESSAGE;
7602                                 ahd_outb(ahd, SEQ_FLAGS2, seq_flags2);
7603                                 ahd_outw(ahd, CMDS_PENDING,
7604                                          ahd_inw(ahd, CMDS_PENDING)-1);
7605                                 mk_msg_scb = NULL;
7606                                 break;
7607                         }
7608                         case SEARCH_PRINT:
7609                                 printf(" 0x%x", SCB_GET_TAG(scb));
7610                                 /* FALLTHROUGH */
7611                         case SEARCH_COUNT:
7612                                 break;
7613                         }
7614                 }
7615
7616                 if (mk_msg_scb != NULL
7617                  && SCBID_IS_NULL(tid_head)
7618                  && ahd_match_scb(ahd, scb, target, channel, CAM_LUN_WILDCARD,
7619                                   SCB_LIST_NULL, ROLE_UNKNOWN)) {
7620
7621                         /*
7622                          * When removing the last SCB for a target
7623                          * queue with a pending MK_MESSAGE scb, we
7624                          * must queue the MK_MESSAGE scb.
7625                          */
7626                         printf("Queueing mk_msg_scb\n");
7627                         tid_head = ahd_inw(ahd, MK_MESSAGE_SCB);
7628                         seq_flags2 &= ~PENDING_MK_MESSAGE;
7629                         ahd_outb(ahd, SEQ_FLAGS2, seq_flags2);
7630                         mk_msg_scb = NULL;
7631                 }
7632                 if (tid_head != scbid)
7633                         ahd_stitch_tid_list(ahd, tid_prev, tid_head, tid_next);
7634                 if (!SCBID_IS_NULL(tid_head))
7635                         tid_prev = tid_head;
7636                 if (action == SEARCH_PRINT)
7637                         printf(")\n");
7638         }
7639
7640         /* Restore saved state. */
7641         ahd_set_scbptr(ahd, savedscbptr);
7642         ahd_restore_modes(ahd, saved_modes);
7643         return (found);
7644 }
7645
7646 static int
7647 ahd_search_scb_list(struct ahd_softc *ahd, int target, char channel,
7648                     int lun, u_int tag, role_t role, uint32_t status,
7649                     ahd_search_action action, u_int *list_head,
7650                     u_int *list_tail, u_int tid)
7651 {
7652         struct  scb *scb;
7653         u_int   scbid;
7654         u_int   next;
7655         u_int   prev;
7656         int     found;
7657
7658         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
7659         found = 0;
7660         prev = SCB_LIST_NULL;
7661         next = *list_head;
7662         *list_tail = SCB_LIST_NULL;
7663         for (scbid = next; !SCBID_IS_NULL(scbid); scbid = next) {
7664                 if (scbid >= ahd->scb_data.numscbs) {
7665                         printf("%s:SCB List inconsistency. "
7666                                "SCB == 0x%x, yet numscbs == 0x%x.",
7667                                ahd_name(ahd), scbid, ahd->scb_data.numscbs);
7668                         ahd_dump_card_state(ahd);
7669                         panic("for safety");
7670                 }
7671                 scb = ahd_lookup_scb(ahd, scbid);
7672                 if (scb == NULL) {
7673                         printf("%s: SCB = %d Not Active!\n",
7674                                ahd_name(ahd), scbid);
7675                         panic("Waiting List traversal\n");
7676                 }
7677                 ahd_set_scbptr(ahd, scbid);
7678                 *list_tail = scbid;
7679                 next = ahd_inw_scbram(ahd, SCB_NEXT);
7680                 if (ahd_match_scb(ahd, scb, target, channel,
7681                                   lun, SCB_LIST_NULL, role) == 0) {
7682                         prev = scbid;
7683                         continue;
7684                 }
7685                 found++;
7686                 switch (action) {
7687                 case SEARCH_COMPLETE:
7688                         if ((scb->flags & SCB_ACTIVE) == 0)
7689                                 printf("Inactive SCB in Waiting List\n");
7690                         ahd_done_with_status(ahd, scb, status);
7691                         /* FALLTHROUGH */
7692                 case SEARCH_REMOVE:
7693                         ahd_rem_wscb(ahd, scbid, prev, next, tid);
7694                         *list_tail = prev;
7695                         if (SCBID_IS_NULL(prev))
7696                                 *list_head = next;
7697                         break;
7698                 case SEARCH_PRINT:
7699                         printf("0x%x ", scbid);
7700                 case SEARCH_COUNT:
7701                         prev = scbid;
7702                         break;
7703                 }
7704                 if (found > AHD_SCB_MAX)
7705                         panic("SCB LIST LOOP");
7706         }
7707         if (action == SEARCH_COMPLETE
7708          || action == SEARCH_REMOVE)
7709                 ahd_outw(ahd, CMDS_PENDING, ahd_inw(ahd, CMDS_PENDING) - found);
7710         return (found);
7711 }
7712
7713 static void
7714 ahd_stitch_tid_list(struct ahd_softc *ahd, u_int tid_prev,
7715                     u_int tid_cur, u_int tid_next)
7716 {
7717         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
7718
7719         if (SCBID_IS_NULL(tid_cur)) {
7720
7721                 /* Bypass current TID list */
7722                 if (SCBID_IS_NULL(tid_prev)) {
7723                         ahd_outw(ahd, WAITING_TID_HEAD, tid_next);
7724                 } else {
7725                         ahd_set_scbptr(ahd, tid_prev);
7726                         ahd_outw(ahd, SCB_NEXT2, tid_next);
7727                 }
7728                 if (SCBID_IS_NULL(tid_next))
7729                         ahd_outw(ahd, WAITING_TID_TAIL, tid_prev);
7730         } else {
7731
7732                 /* Stitch through tid_cur */
7733                 if (SCBID_IS_NULL(tid_prev)) {
7734                         ahd_outw(ahd, WAITING_TID_HEAD, tid_cur);
7735                 } else {
7736                         ahd_set_scbptr(ahd, tid_prev);
7737                         ahd_outw(ahd, SCB_NEXT2, tid_cur);
7738                 }
7739                 ahd_set_scbptr(ahd, tid_cur);
7740                 ahd_outw(ahd, SCB_NEXT2, tid_next);
7741
7742                 if (SCBID_IS_NULL(tid_next))
7743                         ahd_outw(ahd, WAITING_TID_TAIL, tid_cur);
7744         }
7745 }
7746
7747 /*
7748  * Manipulate the waiting for selection list and return the
7749  * scb that follows the one that we remove.
7750  */
7751 static u_int
7752 ahd_rem_wscb(struct ahd_softc *ahd, u_int scbid,
7753              u_int prev, u_int next, u_int tid)
7754 {
7755         u_int tail_offset;
7756
7757         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
7758         if (!SCBID_IS_NULL(prev)) {
7759                 ahd_set_scbptr(ahd, prev);
7760                 ahd_outw(ahd, SCB_NEXT, next);
7761         }
7762
7763         /*
7764          * SCBs that have MK_MESSAGE set in them may
7765          * cause the tail pointer to be updated without
7766          * setting the next pointer of the previous tail.
7767          * Only clear the tail if the removed SCB was
7768          * the tail.
7769          */
7770         tail_offset = WAITING_SCB_TAILS + (2 * tid);
7771         if (SCBID_IS_NULL(next)
7772          && ahd_inw(ahd, tail_offset) == scbid)
7773                 ahd_outw(ahd, tail_offset, prev);
7774
7775         ahd_add_scb_to_free_list(ahd, scbid);
7776         return (next);
7777 }
7778
7779 /*
7780  * Add the SCB as selected by SCBPTR onto the on chip list of
7781  * free hardware SCBs.  This list is empty/unused if we are not
7782  * performing SCB paging.
7783  */
7784 static void
7785 ahd_add_scb_to_free_list(struct ahd_softc *ahd, u_int scbid)
7786 {
7787 /* XXX Need some other mechanism to designate "free". */
7788         /*
7789          * Invalidate the tag so that our abort
7790          * routines don't think it's active.
7791         ahd_outb(ahd, SCB_TAG, SCB_LIST_NULL);
7792          */
7793 }
7794
7795 /******************************** Error Handling ******************************/
7796 /*
7797  * Abort all SCBs that match the given description (target/channel/lun/tag),
7798  * setting their status to the passed in status if the status has not already
7799  * been modified from CAM_REQ_INPROG.  This routine assumes that the sequencer
7800  * is paused before it is called.
7801  */
7802 static int
7803 ahd_abort_scbs(struct ahd_softc *ahd, int target, char channel,
7804                int lun, u_int tag, role_t role, uint32_t status)
7805 {
7806         struct          scb *scbp;
7807         struct          scb *scbp_next;
7808         u_int           i, j;
7809         u_int           maxtarget;
7810         u_int           minlun;
7811         u_int           maxlun;
7812         int             found;
7813         ahd_mode_state  saved_modes;
7814
7815         /* restore this when we're done */
7816         saved_modes = ahd_save_modes(ahd);
7817         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
7818
7819         found = ahd_search_qinfifo(ahd, target, channel, lun, SCB_LIST_NULL,
7820                                    role, CAM_REQUEUE_REQ, SEARCH_COMPLETE);
7821
7822         /*
7823          * Clean out the busy target table for any untagged commands.
7824          */
7825         i = 0;
7826         maxtarget = 16;
7827         if (target != CAM_TARGET_WILDCARD) {
7828                 i = target;
7829                 if (channel == 'B')
7830                         i += 8;
7831                 maxtarget = i + 1;
7832         }
7833
7834         if (lun == CAM_LUN_WILDCARD) {
7835                 minlun = 0;
7836                 maxlun = AHD_NUM_LUNS_NONPKT;
7837         } else if (lun >= AHD_NUM_LUNS_NONPKT) {
7838                 minlun = maxlun = 0;
7839         } else {
7840                 minlun = lun;
7841                 maxlun = lun + 1;
7842         }
7843
7844         if (role != ROLE_TARGET) {
7845                 for (;i < maxtarget; i++) {
7846                         for (j = minlun;j < maxlun; j++) {
7847                                 u_int scbid;
7848                                 u_int tcl;
7849
7850                                 tcl = BUILD_TCL_RAW(i, 'A', j);
7851                                 scbid = ahd_find_busy_tcl(ahd, tcl);
7852                                 scbp = ahd_lookup_scb(ahd, scbid);
7853                                 if (scbp == NULL
7854                                  || ahd_match_scb(ahd, scbp, target, channel,
7855                                                   lun, tag, role) == 0)
7856                                         continue;
7857                                 ahd_unbusy_tcl(ahd, BUILD_TCL_RAW(i, 'A', j));
7858                         }
7859                 }
7860         }
7861
7862         /*
7863          * Don't abort commands that have already completed,
7864          * but haven't quite made it up to the host yet.
7865          */
7866         ahd_flush_qoutfifo(ahd);
7867
7868         /*
7869          * Go through the pending CCB list and look for
7870          * commands for this target that are still active.
7871          * These are other tagged commands that were
7872          * disconnected when the reset occurred.
7873          */
7874         scbp_next = LIST_FIRST(&ahd->pending_scbs);
7875         while (scbp_next != NULL) {
7876                 scbp = scbp_next;
7877                 scbp_next = LIST_NEXT(scbp, pending_links);
7878                 if (ahd_match_scb(ahd, scbp, target, channel, lun, tag, role)) {
7879                         cam_status ostat;
7880
7881                         ostat = ahd_get_transaction_status(scbp);
7882                         if (ostat == CAM_REQ_INPROG)
7883                                 ahd_set_transaction_status(scbp, status);
7884                         if (ahd_get_transaction_status(scbp) != CAM_REQ_CMP)
7885                                 ahd_freeze_scb(scbp);
7886                         if ((scbp->flags & SCB_ACTIVE) == 0)
7887                                 printf("Inactive SCB on pending list\n");
7888                         ahd_done(ahd, scbp);
7889                         found++;
7890                 }
7891         }
7892         ahd_restore_modes(ahd, saved_modes);
7893         ahd_platform_abort_scbs(ahd, target, channel, lun, tag, role, status);
7894         ahd->flags |= AHD_UPDATE_PEND_CMDS;
7895         return found;
7896 }
7897
7898 static void
7899 ahd_reset_current_bus(struct ahd_softc *ahd)
7900 {
7901         uint8_t scsiseq;
7902
7903         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
7904         ahd_outb(ahd, SIMODE1, ahd_inb(ahd, SIMODE1) & ~ENSCSIRST);
7905         scsiseq = ahd_inb(ahd, SCSISEQ0) & ~(ENSELO|ENARBO|SCSIRSTO);
7906         ahd_outb(ahd, SCSISEQ0, scsiseq | SCSIRSTO);
7907         ahd_flush_device_writes(ahd);
7908         ahd_delay(AHD_BUSRESET_DELAY);
7909         /* Turn off the bus reset */
7910         ahd_outb(ahd, SCSISEQ0, scsiseq);
7911         ahd_flush_device_writes(ahd);
7912         ahd_delay(AHD_BUSRESET_DELAY);
7913         if ((ahd->bugs & AHD_SCSIRST_BUG) != 0) {
7914                 /*
7915                  * 2A Razor #474
7916                  * Certain chip state is not cleared for
7917                  * SCSI bus resets that we initiate, so
7918                  * we must reset the chip.
7919                  */
7920                 ahd_reset(ahd, /*reinit*/TRUE);
7921                 ahd_intr_enable(ahd, /*enable*/TRUE);
7922                 AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
7923         }
7924
7925         ahd_clear_intstat(ahd);
7926 }
7927
7928 int
7929 ahd_reset_channel(struct ahd_softc *ahd, char channel, int initiate_reset)
7930 {
7931         struct  ahd_devinfo devinfo;
7932         u_int   initiator;
7933         u_int   target;
7934         u_int   max_scsiid;
7935         int     found;
7936         u_int   fifo;
7937         u_int   next_fifo;
7938         uint8_t scsiseq;
7939
7940         /*
7941          * Check if the last bus reset is cleared
7942          */
7943         if (ahd->flags & AHD_BUS_RESET_ACTIVE) {
7944                 printf("%s: bus reset still active\n",
7945                        ahd_name(ahd));
7946                 return 0;
7947         }
7948         ahd->flags |= AHD_BUS_RESET_ACTIVE;
7949
7950         ahd->pending_device = NULL;
7951
7952         ahd_compile_devinfo(&devinfo,
7953                             CAM_TARGET_WILDCARD,
7954                             CAM_TARGET_WILDCARD,
7955                             CAM_LUN_WILDCARD,
7956                             channel, ROLE_UNKNOWN);
7957         ahd_pause(ahd);
7958
7959         /* Make sure the sequencer is in a safe location. */
7960         ahd_clear_critical_section(ahd);
7961
7962         /*
7963          * Run our command complete fifos to ensure that we perform
7964          * completion processing on any commands that 'completed'
7965          * before the reset occurred.
7966          */
7967         ahd_run_qoutfifo(ahd);
7968 #ifdef AHD_TARGET_MODE
7969         if ((ahd->flags & AHD_TARGETROLE) != 0) {
7970                 ahd_run_tqinfifo(ahd, /*paused*/TRUE);
7971         }
7972 #endif
7973         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
7974
7975         /*
7976          * Disable selections so no automatic hardware
7977          * functions will modify chip state.
7978          */
7979         ahd_outb(ahd, SCSISEQ0, 0);
7980         ahd_outb(ahd, SCSISEQ1, 0);
7981
7982         /*
7983          * Safely shut down our DMA engines.  Always start with
7984          * the FIFO that is not currently active (if any are
7985          * actively connected).
7986          */
7987         next_fifo = fifo = ahd_inb(ahd, DFFSTAT) & CURRFIFO;
7988         if (next_fifo > CURRFIFO_1)
7989                 /* If disconneced, arbitrarily start with FIFO1. */
7990                 next_fifo = fifo = 0;
7991         do {
7992                 next_fifo ^= CURRFIFO_1;
7993                 ahd_set_modes(ahd, next_fifo, next_fifo);
7994                 ahd_outb(ahd, DFCNTRL,
7995                          ahd_inb(ahd, DFCNTRL) & ~(SCSIEN|HDMAEN));
7996                 while ((ahd_inb(ahd, DFCNTRL) & HDMAENACK) != 0)
7997                         ahd_delay(10);
7998                 /*
7999                  * Set CURRFIFO to the now inactive channel.
8000                  */
8001                 ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
8002                 ahd_outb(ahd, DFFSTAT, next_fifo);
8003         } while (next_fifo != fifo);
8004
8005         /*
8006          * Reset the bus if we are initiating this reset
8007          */
8008         ahd_clear_msg_state(ahd);
8009         ahd_outb(ahd, SIMODE1,
8010                  ahd_inb(ahd, SIMODE1) & ~(ENBUSFREE|ENSCSIRST));
8011
8012         if (initiate_reset)
8013                 ahd_reset_current_bus(ahd);
8014
8015         ahd_clear_intstat(ahd);
8016
8017         /*
8018          * Clean up all the state information for the
8019          * pending transactions on this bus.
8020          */
8021         found = ahd_abort_scbs(ahd, CAM_TARGET_WILDCARD, channel,
8022                                CAM_LUN_WILDCARD, SCB_LIST_NULL,
8023                                ROLE_UNKNOWN, CAM_SCSI_BUS_RESET);
8024
8025         /*
8026          * Cleanup anything left in the FIFOs.
8027          */
8028         ahd_clear_fifo(ahd, 0);
8029         ahd_clear_fifo(ahd, 1);
8030
8031         /*
8032          * Clear SCSI interrupt status
8033          */
8034         ahd_outb(ahd, CLRSINT1, CLRSCSIRSTI);
8035
8036         /*
8037          * Reenable selections
8038          */
8039         ahd_outb(ahd, SIMODE1, ahd_inb(ahd, SIMODE1) | ENSCSIRST);
8040         scsiseq = ahd_inb(ahd, SCSISEQ_TEMPLATE);
8041         ahd_outb(ahd, SCSISEQ1, scsiseq & (ENSELI|ENRSELI|ENAUTOATNP));
8042
8043         max_scsiid = (ahd->features & AHD_WIDE) ? 15 : 7;
8044 #ifdef AHD_TARGET_MODE
8045         /*
8046          * Send an immediate notify ccb to all target more peripheral
8047          * drivers affected by this action.
8048          */
8049         for (target = 0; target <= max_scsiid; target++) {
8050                 struct ahd_tmode_tstate* tstate;
8051                 u_int lun;
8052
8053                 tstate = ahd->enabled_targets[target];
8054                 if (tstate == NULL)
8055                         continue;
8056                 for (lun = 0; lun < AHD_NUM_LUNS; lun++) {
8057                         struct ahd_tmode_lstate* lstate;
8058
8059                         lstate = tstate->enabled_luns[lun];
8060                         if (lstate == NULL)
8061                                 continue;
8062
8063                         ahd_queue_lstate_event(ahd, lstate, CAM_TARGET_WILDCARD,
8064                                                EVENT_TYPE_BUS_RESET, /*arg*/0);
8065                         ahd_send_lstate_events(ahd, lstate);
8066                 }
8067         }
8068 #endif
8069         /*
8070          * Revert to async/narrow transfers until we renegotiate.
8071          */
8072         for (target = 0; target <= max_scsiid; target++) {
8073
8074                 if (ahd->enabled_targets[target] == NULL)
8075                         continue;
8076                 for (initiator = 0; initiator <= max_scsiid; initiator++) {
8077                         struct ahd_devinfo devinfo;
8078
8079                         ahd_compile_devinfo(&devinfo, target, initiator,
8080                                             CAM_LUN_WILDCARD,
8081                                             'A', ROLE_UNKNOWN);
8082                         ahd_set_width(ahd, &devinfo, MSG_EXT_WDTR_BUS_8_BIT,
8083                                       AHD_TRANS_CUR, /*paused*/TRUE);
8084                         ahd_set_syncrate(ahd, &devinfo, /*period*/0,
8085                                          /*offset*/0, /*ppr_options*/0,
8086                                          AHD_TRANS_CUR, /*paused*/TRUE);
8087                 }
8088         }
8089
8090         /* Notify the XPT that a bus reset occurred */
8091         ahd_send_async(ahd, devinfo.channel, CAM_TARGET_WILDCARD,
8092                        CAM_LUN_WILDCARD, AC_BUS_RESET);
8093
8094         ahd_restart(ahd);
8095
8096         return (found);
8097 }
8098
8099 /**************************** Statistics Processing ***************************/
8100 static void
8101 ahd_stat_timer(void *arg)
8102 {
8103         struct  ahd_softc *ahd = arg;
8104         u_long  s;
8105         int     enint_coal;
8106
8107         ahd_lock(ahd, &s);
8108
8109         enint_coal = ahd->hs_mailbox & ENINT_COALESCE;
8110         if (ahd->cmdcmplt_total > ahd->int_coalescing_threshold)
8111                 enint_coal |= ENINT_COALESCE;
8112         else if (ahd->cmdcmplt_total < ahd->int_coalescing_stop_threshold)
8113                 enint_coal &= ~ENINT_COALESCE;
8114
8115         if (enint_coal != (ahd->hs_mailbox & ENINT_COALESCE)) {
8116                 ahd_enable_coalescing(ahd, enint_coal);
8117 #ifdef AHD_DEBUG
8118                 if ((ahd_debug & AHD_SHOW_INT_COALESCING) != 0)
8119                         printf("%s: Interrupt coalescing "
8120                                "now %sabled. Cmds %d\n",
8121                                ahd_name(ahd),
8122                                (enint_coal & ENINT_COALESCE) ? "en" : "dis",
8123                                ahd->cmdcmplt_total);
8124 #endif
8125         }
8126
8127         ahd->cmdcmplt_bucket = (ahd->cmdcmplt_bucket+1) & (AHD_STAT_BUCKETS-1);
8128         ahd->cmdcmplt_total -= ahd->cmdcmplt_counts[ahd->cmdcmplt_bucket];
8129         ahd->cmdcmplt_counts[ahd->cmdcmplt_bucket] = 0;
8130         ahd_timer_reset(&ahd->stat_timer, AHD_STAT_UPDATE_US,
8131                         ahd_stat_timer, ahd);
8132         ahd_unlock(ahd, &s);
8133 }
8134
8135 /****************************** Status Processing *****************************/
8136
8137 static void
8138 ahd_handle_scsi_status(struct ahd_softc *ahd, struct scb *scb)
8139 {
8140         struct  hardware_scb *hscb;
8141         int     paused;
8142
8143         /*
8144          * The sequencer freezes its select-out queue
8145          * anytime a SCSI status error occurs.  We must
8146          * handle the error and increment our qfreeze count
8147          * to allow the sequencer to continue.  We don't
8148          * bother clearing critical sections here since all
8149          * operations are on data structures that the sequencer
8150          * is not touching once the queue is frozen.
8151          */
8152         hscb = scb->hscb;
8153
8154         if (ahd_is_paused(ahd)) {
8155                 paused = 1;
8156         } else {
8157                 paused = 0;
8158                 ahd_pause(ahd);
8159         }
8160
8161         /* Freeze the queue until the client sees the error. */
8162         ahd_freeze_devq(ahd, scb);
8163         ahd_freeze_scb(scb);
8164         ahd->qfreeze_cnt++;
8165         ahd_outw(ahd, KERNEL_QFREEZE_COUNT, ahd->qfreeze_cnt);
8166
8167         if (paused == 0)
8168                 ahd_unpause(ahd);
8169
8170         /* Don't want to clobber the original sense code */
8171         if ((scb->flags & SCB_SENSE) != 0) {
8172                 /*
8173                  * Clear the SCB_SENSE Flag and perform
8174                  * a normal command completion.
8175                  */
8176                 scb->flags &= ~SCB_SENSE;
8177                 ahd_set_transaction_status(scb, CAM_AUTOSENSE_FAIL);
8178                 ahd_done(ahd, scb);
8179                 return;
8180         }
8181         ahd_set_transaction_status(scb, CAM_SCSI_STATUS_ERROR);
8182         ahd_set_scsi_status(scb, hscb->shared_data.istatus.scsi_status);
8183         switch (hscb->shared_data.istatus.scsi_status) {
8184         case STATUS_PKT_SENSE:
8185         {
8186                 struct scsi_status_iu_header *siu;
8187
8188                 ahd_sync_sense(ahd, scb, BUS_DMASYNC_POSTREAD);
8189                 siu = (struct scsi_status_iu_header *)scb->sense_data;
8190                 ahd_set_scsi_status(scb, siu->status);
8191 #ifdef AHD_DEBUG
8192                 if ((ahd_debug & AHD_SHOW_SENSE) != 0) {
8193                         ahd_print_path(ahd, scb);
8194                         printf("SCB 0x%x Received PKT Status of 0x%x\n",
8195                                SCB_GET_TAG(scb), siu->status);
8196                         printf("\tflags = 0x%x, sense len = 0x%x, "
8197                                "pktfail = 0x%x\n",
8198                                siu->flags, scsi_4btoul(siu->sense_length),
8199                                scsi_4btoul(siu->pkt_failures_length));
8200                 }
8201 #endif
8202                 if ((siu->flags & SIU_RSPVALID) != 0) {
8203                         ahd_print_path(ahd, scb);
8204                         if (scsi_4btoul(siu->pkt_failures_length) < 4) {
8205                                 printf("Unable to parse pkt_failures\n");
8206                         } else {
8207
8208                                 switch (SIU_PKTFAIL_CODE(siu)) {
8209                                 case SIU_PFC_NONE:
8210                                         printf("No packet failure found\n");
8211                                         break;
8212                                 case SIU_PFC_CIU_FIELDS_INVALID:
8213                                         printf("Invalid Command IU Field\n");
8214                                         break;
8215                                 case SIU_PFC_TMF_NOT_SUPPORTED:
8216                                         printf("TMF not supportd\n");
8217                                         break;
8218                                 case SIU_PFC_TMF_FAILED:
8219                                         printf("TMF failed\n");
8220                                         break;
8221                                 case SIU_PFC_INVALID_TYPE_CODE:
8222                                         printf("Invalid L_Q Type code\n");
8223                                         break;
8224                                 case SIU_PFC_ILLEGAL_REQUEST:
8225                                         printf("Illegal request\n");
8226                                 default:
8227                                         break;
8228                                 }
8229                         }
8230                         if (siu->status == SCSI_STATUS_OK)
8231                                 ahd_set_transaction_status(scb,
8232                                                            CAM_REQ_CMP_ERR);
8233                 }
8234                 if ((siu->flags & SIU_SNSVALID) != 0) {
8235                         scb->flags |= SCB_PKT_SENSE;
8236 #ifdef AHD_DEBUG
8237                         if ((ahd_debug & AHD_SHOW_SENSE) != 0)
8238                                 printf("Sense data available\n");
8239 #endif
8240                 }
8241                 ahd_done(ahd, scb);
8242                 break;
8243         }
8244         case SCSI_STATUS_CMD_TERMINATED:
8245         case SCSI_STATUS_CHECK_COND:
8246         {
8247                 struct ahd_devinfo devinfo;
8248                 struct ahd_dma_seg *sg;
8249                 struct scsi_sense *sc;
8250                 struct ahd_initiator_tinfo *targ_info;
8251                 struct ahd_tmode_tstate *tstate;
8252                 struct ahd_transinfo *tinfo;
8253 #ifdef AHD_DEBUG
8254                 if (ahd_debug & AHD_SHOW_SENSE) {
8255                         ahd_print_path(ahd, scb);
8256                         printf("SCB %d: requests Check Status\n",
8257                                SCB_GET_TAG(scb));
8258                 }
8259 #endif
8260
8261                 if (ahd_perform_autosense(scb) == 0)
8262                         break;
8263
8264                 ahd_compile_devinfo(&devinfo, SCB_GET_OUR_ID(scb),
8265                                     SCB_GET_TARGET(ahd, scb),
8266                                     SCB_GET_LUN(scb),
8267                                     SCB_GET_CHANNEL(ahd, scb),
8268                                     ROLE_INITIATOR);
8269                 targ_info = ahd_fetch_transinfo(ahd,
8270                                                 devinfo.channel,
8271                                                 devinfo.our_scsiid,
8272                                                 devinfo.target,
8273                                                 &tstate);
8274                 tinfo = &targ_info->curr;
8275                 sg = scb->sg_list;
8276                 sc = (struct scsi_sense *)hscb->shared_data.idata.cdb;
8277                 /*
8278                  * Save off the residual if there is one.
8279                  */
8280                 ahd_update_residual(ahd, scb);
8281 #ifdef AHD_DEBUG
8282                 if (ahd_debug & AHD_SHOW_SENSE) {
8283                         ahd_print_path(ahd, scb);
8284                         printf("Sending Sense\n");
8285                 }
8286 #endif
8287                 scb->sg_count = 0;
8288                 sg = ahd_sg_setup(ahd, scb, sg, ahd_get_sense_bufaddr(ahd, scb),
8289                                   ahd_get_sense_bufsize(ahd, scb),
8290                                   /*last*/TRUE);
8291                 sc->opcode = REQUEST_SENSE;
8292                 sc->byte2 = 0;
8293                 if (tinfo->protocol_version <= SCSI_REV_2
8294                  && SCB_GET_LUN(scb) < 8)
8295                         sc->byte2 = SCB_GET_LUN(scb) << 5;
8296                 sc->unused[0] = 0;
8297                 sc->unused[1] = 0;
8298                 sc->length = ahd_get_sense_bufsize(ahd, scb);
8299                 sc->control = 0;
8300
8301                 /*
8302                  * We can't allow the target to disconnect.
8303                  * This will be an untagged transaction and
8304                  * having the target disconnect will make this
8305                  * transaction indestinguishable from outstanding
8306                  * tagged transactions.
8307                  */
8308                 hscb->control = 0;
8309
8310                 /*
8311                  * This request sense could be because the
8312                  * the device lost power or in some other
8313                  * way has lost our transfer negotiations.
8314                  * Renegotiate if appropriate.  Unit attention
8315                  * errors will be reported before any data
8316                  * phases occur.
8317                  */
8318                 if (ahd_get_residual(scb) == ahd_get_transfer_length(scb)) {
8319                         ahd_update_neg_request(ahd, &devinfo,
8320                                                tstate, targ_info,
8321                                                AHD_NEG_IF_NON_ASYNC);
8322                 }
8323                 if (tstate->auto_negotiate & devinfo.target_mask) {
8324                         hscb->control |= MK_MESSAGE;
8325                         scb->flags &=
8326                             ~(SCB_NEGOTIATE|SCB_ABORT|SCB_DEVICE_RESET);
8327                         scb->flags |= SCB_AUTO_NEGOTIATE;
8328                 }
8329                 hscb->cdb_len = sizeof(*sc);
8330                 ahd_setup_data_scb(ahd, scb);
8331                 scb->flags |= SCB_SENSE;
8332                 ahd_queue_scb(ahd, scb);
8333                 break;
8334         }
8335         case SCSI_STATUS_OK:
8336                 printf("%s: Interrupted for staus of 0???\n",
8337                        ahd_name(ahd));
8338                 /* FALLTHROUGH */
8339         default:
8340                 ahd_done(ahd, scb);
8341                 break;
8342         }
8343 }
8344
8345 static void
8346 ahd_handle_scb_status(struct ahd_softc *ahd, struct scb *scb)
8347 {
8348         if (scb->hscb->shared_data.istatus.scsi_status != 0) {
8349                 ahd_handle_scsi_status(ahd, scb);
8350         } else {
8351                 ahd_calc_residual(ahd, scb);
8352                 ahd_done(ahd, scb);
8353         }
8354 }
8355
8356 /*
8357  * Calculate the residual for a just completed SCB.
8358  */
8359 static void
8360 ahd_calc_residual(struct ahd_softc *ahd, struct scb *scb)
8361 {
8362         struct hardware_scb *hscb;
8363         struct initiator_status *spkt;
8364         uint32_t sgptr;
8365         uint32_t resid_sgptr;
8366         uint32_t resid;
8367
8368         /*
8369          * 5 cases.
8370          * 1) No residual.
8371          *    SG_STATUS_VALID clear in sgptr.
8372          * 2) Transferless command
8373          * 3) Never performed any transfers.
8374          *    sgptr has SG_FULL_RESID set.
8375          * 4) No residual but target did not
8376          *    save data pointers after the
8377          *    last transfer, so sgptr was
8378          *    never updated.
8379          * 5) We have a partial residual.
8380          *    Use residual_sgptr to determine
8381          *    where we are.
8382          */
8383
8384         hscb = scb->hscb;
8385         sgptr = ahd_le32toh(hscb->sgptr);
8386         if ((sgptr & SG_STATUS_VALID) == 0)
8387                 /* Case 1 */
8388                 return;
8389         sgptr &= ~SG_STATUS_VALID;
8390
8391         if ((sgptr & SG_LIST_NULL) != 0)
8392                 /* Case 2 */
8393                 return;
8394
8395         /*
8396          * Residual fields are the same in both
8397          * target and initiator status packets,
8398          * so we can always use the initiator fields
8399          * regardless of the role for this SCB.
8400          */
8401         spkt = &hscb->shared_data.istatus;
8402         resid_sgptr = ahd_le32toh(spkt->residual_sgptr);
8403         if ((sgptr & SG_FULL_RESID) != 0) {
8404                 /* Case 3 */
8405                 resid = ahd_get_transfer_length(scb);
8406         } else if ((resid_sgptr & SG_LIST_NULL) != 0) {
8407                 /* Case 4 */
8408                 return;
8409         } else if ((resid_sgptr & SG_OVERRUN_RESID) != 0) {
8410                 ahd_print_path(ahd, scb);
8411                 printf("data overrun detected Tag == 0x%x.\n",
8412                        SCB_GET_TAG(scb));
8413                 ahd_freeze_devq(ahd, scb);
8414                 ahd_set_transaction_status(scb, CAM_DATA_RUN_ERR);
8415                 ahd_freeze_scb(scb);
8416                 return;
8417         } else if ((resid_sgptr & ~SG_PTR_MASK) != 0) {
8418                 panic("Bogus resid sgptr value 0x%x\n", resid_sgptr);
8419                 /* NOTREACHED */
8420         } else {
8421                 struct ahd_dma_seg *sg;
8422
8423                 /*
8424                  * Remainder of the SG where the transfer
8425                  * stopped.
8426                  */
8427                 resid = ahd_le32toh(spkt->residual_datacnt) & AHD_SG_LEN_MASK;
8428                 sg = ahd_sg_bus_to_virt(ahd, scb, resid_sgptr & SG_PTR_MASK);
8429
8430                 /* The residual sg_ptr always points to the next sg */
8431                 sg--;
8432
8433                 /*
8434                  * Add up the contents of all residual
8435                  * SG segments that are after the SG where
8436                  * the transfer stopped.
8437                  */
8438                 while ((ahd_le32toh(sg->len) & AHD_DMA_LAST_SEG) == 0) {
8439                         sg++;
8440                         resid += ahd_le32toh(sg->len) & AHD_SG_LEN_MASK;
8441                 }
8442         }
8443         if ((scb->flags & SCB_SENSE) == 0)
8444                 ahd_set_residual(scb, resid);
8445         else
8446                 ahd_set_sense_residual(scb, resid);
8447
8448 #ifdef AHD_DEBUG
8449         if ((ahd_debug & AHD_SHOW_MISC) != 0) {
8450                 ahd_print_path(ahd, scb);
8451                 printf("Handled %sResidual of %d bytes\n",
8452                        (scb->flags & SCB_SENSE) ? "Sense " : "", resid);
8453         }
8454 #endif
8455 }
8456
8457 /******************************* Target Mode **********************************/
8458 #ifdef AHD_TARGET_MODE
8459 /*
8460  * Add a target mode event to this lun's queue
8461  */
8462 static void
8463 ahd_queue_lstate_event(struct ahd_softc *ahd, struct ahd_tmode_lstate *lstate,
8464                        u_int initiator_id, u_int event_type, u_int event_arg)
8465 {
8466         struct ahd_tmode_event *event;
8467         int pending;
8468
8469         xpt_freeze_devq(lstate->path, /*count*/1);
8470         if (lstate->event_w_idx >= lstate->event_r_idx)
8471                 pending = lstate->event_w_idx - lstate->event_r_idx;
8472         else
8473                 pending = AHD_TMODE_EVENT_BUFFER_SIZE + 1
8474                         - (lstate->event_r_idx - lstate->event_w_idx);
8475
8476         if (event_type == EVENT_TYPE_BUS_RESET
8477          || event_type == MSG_BUS_DEV_RESET) {
8478                 /*
8479                  * Any earlier events are irrelevant, so reset our buffer.
8480                  * This has the effect of allowing us to deal with reset
8481                  * floods (an external device holding down the reset line)
8482                  * without losing the event that is really interesting.
8483                  */
8484                 lstate->event_r_idx = 0;
8485                 lstate->event_w_idx = 0;
8486                 xpt_release_devq(lstate->path, pending, /*runqueue*/FALSE);
8487         }
8488
8489         if (pending == AHD_TMODE_EVENT_BUFFER_SIZE) {
8490                 xpt_print_path(lstate->path);
8491                 printf("immediate event %x:%x lost\n",
8492                        lstate->event_buffer[lstate->event_r_idx].event_type,
8493                        lstate->event_buffer[lstate->event_r_idx].event_arg);
8494                 lstate->event_r_idx++;
8495                 if (lstate->event_r_idx == AHD_TMODE_EVENT_BUFFER_SIZE)
8496                         lstate->event_r_idx = 0;
8497                 xpt_release_devq(lstate->path, /*count*/1, /*runqueue*/FALSE);
8498         }
8499
8500         event = &lstate->event_buffer[lstate->event_w_idx];
8501         event->initiator_id = initiator_id;
8502         event->event_type = event_type;
8503         event->event_arg = event_arg;
8504         lstate->event_w_idx++;
8505         if (lstate->event_w_idx == AHD_TMODE_EVENT_BUFFER_SIZE)
8506                 lstate->event_w_idx = 0;
8507 }
8508
8509 /*
8510  * Send any target mode events queued up waiting
8511  * for immediate notify resources.
8512  */
8513 void
8514 ahd_send_lstate_events(struct ahd_softc *ahd, struct ahd_tmode_lstate *lstate)
8515 {
8516         struct ccb_hdr *ccbh;
8517         struct ccb_immed_notify *inot;
8518
8519         while (lstate->event_r_idx != lstate->event_w_idx
8520             && (ccbh = SLIST_FIRST(&lstate->immed_notifies)) != NULL) {
8521                 struct ahd_tmode_event *event;
8522
8523                 event = &lstate->event_buffer[lstate->event_r_idx];
8524                 SLIST_REMOVE_HEAD(&lstate->immed_notifies, sim_links.sle);
8525                 inot = (struct ccb_immed_notify *)ccbh;
8526                 switch (event->event_type) {
8527                 case EVENT_TYPE_BUS_RESET:
8528                         ccbh->status = CAM_SCSI_BUS_RESET|CAM_DEV_QFRZN;
8529                         break;
8530                 default:
8531                         ccbh->status = CAM_MESSAGE_RECV|CAM_DEV_QFRZN;
8532                         inot->message_args[0] = event->event_type;
8533                         inot->message_args[1] = event->event_arg;
8534                         break;
8535                 }
8536                 inot->initiator_id = event->initiator_id;
8537                 inot->sense_len = 0;
8538                 xpt_done((union ccb *)inot);
8539                 lstate->event_r_idx++;
8540                 if (lstate->event_r_idx == AHD_TMODE_EVENT_BUFFER_SIZE)
8541                         lstate->event_r_idx = 0;
8542         }
8543 }
8544 #endif
8545
8546 /******************** Sequencer Program Patching/Download *********************/
8547
8548 #ifdef AHD_DUMP_SEQ
8549 void
8550 ahd_dumpseq(struct ahd_softc* ahd)
8551 {
8552         int i;
8553         int max_prog;
8554
8555         max_prog = 2048;
8556
8557         ahd_outb(ahd, SEQCTL0, PERRORDIS|FAILDIS|FASTMODE|LOADRAM);
8558         ahd_outw(ahd, PRGMCNT, 0);
8559         for (i = 0; i < max_prog; i++) {
8560                 uint8_t ins_bytes[4];
8561
8562                 ahd_insb(ahd, SEQRAM, ins_bytes, 4);
8563                 printf("0x%08x\n", ins_bytes[0] << 24
8564                                  | ins_bytes[1] << 16
8565                                  | ins_bytes[2] << 8
8566                                  | ins_bytes[3]);
8567         }
8568 }
8569 #endif
8570
8571 static void
8572 ahd_loadseq(struct ahd_softc *ahd)
8573 {
8574         struct  cs cs_table[num_critical_sections];
8575         u_int   begin_set[num_critical_sections];
8576         u_int   end_set[num_critical_sections];
8577         struct  patch *cur_patch;
8578         u_int   cs_count;
8579         u_int   cur_cs;
8580         u_int   i;
8581         int     downloaded;
8582         u_int   skip_addr;
8583         u_int   sg_prefetch_cnt;
8584         u_int   sg_prefetch_cnt_limit;
8585         u_int   sg_prefetch_align;
8586         u_int   sg_size;
8587         u_int   cacheline_mask;
8588         uint8_t download_consts[DOWNLOAD_CONST_COUNT];
8589
8590         if (bootverbose)
8591                 printf("%s: Downloading Sequencer Program...",
8592                        ahd_name(ahd));
8593
8594 #if DOWNLOAD_CONST_COUNT != 8
8595 #error "Download Const Mismatch"
8596 #endif
8597         /*
8598          * Start out with 0 critical sections
8599          * that apply to this firmware load.
8600          */
8601         cs_count = 0;
8602         cur_cs = 0;
8603         memset(begin_set, 0, sizeof(begin_set));
8604         memset(end_set, 0, sizeof(end_set));
8605
8606         /*
8607          * Setup downloadable constant table.
8608          *
8609          * The computation for the S/G prefetch variables is
8610          * a bit complicated.  We would like to always fetch
8611          * in terms of cachelined sized increments.  However,
8612          * if the cacheline is not an even multiple of the
8613          * SG element size or is larger than our SG RAM, using
8614          * just the cache size might leave us with only a portion
8615          * of an SG element at the tail of a prefetch.  If the
8616          * cacheline is larger than our S/G prefetch buffer less
8617          * the size of an SG element, we may round down to a cacheline
8618          * that doesn't contain any or all of the S/G of interest
8619          * within the bounds of our S/G ram.  Provide variables to
8620          * the sequencer that will allow it to handle these edge
8621          * cases.
8622          */
8623         /* Start by aligning to the nearest cacheline. */
8624         sg_prefetch_align = ahd->pci_cachesize;
8625         if (sg_prefetch_align == 0)
8626                 sg_prefetch_align = 8;
8627         /* Round down to the nearest power of 2. */
8628         while (powerof2(sg_prefetch_align) == 0)
8629                 sg_prefetch_align--;
8630
8631         cacheline_mask = sg_prefetch_align - 1;
8632
8633         /*
8634          * If the cacheline boundary is greater than half our prefetch RAM
8635          * we risk not being able to fetch even a single complete S/G
8636          * segment if we align to that boundary.
8637          */
8638         if (sg_prefetch_align > CCSGADDR_MAX/2)
8639                 sg_prefetch_align = CCSGADDR_MAX/2;
8640         /* Start by fetching a single cacheline. */
8641         sg_prefetch_cnt = sg_prefetch_align;
8642         /*
8643          * Increment the prefetch count by cachelines until
8644          * at least one S/G element will fit.
8645          */
8646         sg_size = sizeof(struct ahd_dma_seg);
8647         if ((ahd->flags & AHD_64BIT_ADDRESSING) != 0)
8648                 sg_size = sizeof(struct ahd_dma64_seg);
8649         while (sg_prefetch_cnt < sg_size)
8650                 sg_prefetch_cnt += sg_prefetch_align;
8651         /*
8652          * If the cacheline is not an even multiple of
8653          * the S/G size, we may only get a partial S/G when
8654          * we align. Add a cacheline if this is the case.
8655          */
8656         if ((sg_prefetch_align % sg_size) != 0
8657          && (sg_prefetch_cnt < CCSGADDR_MAX))
8658                 sg_prefetch_cnt += sg_prefetch_align;
8659         /*
8660          * Lastly, compute a value that the sequencer can use
8661          * to determine if the remainder of the CCSGRAM buffer
8662          * has a full S/G element in it.
8663          */
8664         sg_prefetch_cnt_limit = -(sg_prefetch_cnt - sg_size + 1);
8665         download_consts[SG_PREFETCH_CNT] = sg_prefetch_cnt;
8666         download_consts[SG_PREFETCH_CNT_LIMIT] = sg_prefetch_cnt_limit;
8667         download_consts[SG_PREFETCH_ALIGN_MASK] = ~(sg_prefetch_align - 1);
8668         download_consts[SG_PREFETCH_ADDR_MASK] = (sg_prefetch_align - 1);
8669         download_consts[SG_SIZEOF] = sg_size;
8670         download_consts[PKT_OVERRUN_BUFOFFSET] =
8671                 (ahd->overrun_buf - (uint8_t *)ahd->qoutfifo) / 256;
8672         download_consts[SCB_TRANSFER_SIZE] = SCB_TRANSFER_SIZE_1BYTE_LUN;
8673         download_consts[CACHELINE_MASK] = cacheline_mask;
8674         cur_patch = patches;
8675         downloaded = 0;
8676         skip_addr = 0;
8677         ahd_outb(ahd, SEQCTL0, PERRORDIS|FAILDIS|FASTMODE|LOADRAM);
8678         ahd_outw(ahd, PRGMCNT, 0);
8679
8680         for (i = 0; i < sizeof(seqprog)/4; i++) {
8681                 if (ahd_check_patch(ahd, &cur_patch, i, &skip_addr) == 0) {
8682                         /*
8683                          * Don't download this instruction as it
8684                          * is in a patch that was removed.
8685                          */
8686                         continue;
8687                 }
8688                 /*
8689                  * Move through the CS table until we find a CS
8690                  * that might apply to this instruction.
8691                  */
8692                 for (; cur_cs < num_critical_sections; cur_cs++) {
8693                         if (critical_sections[cur_cs].end <= i) {
8694                                 if (begin_set[cs_count] == TRUE
8695                                  && end_set[cs_count] == FALSE) {
8696                                         cs_table[cs_count].end = downloaded;
8697                                         end_set[cs_count] = TRUE;
8698                                         cs_count++;
8699                                 }
8700                                 continue;
8701                         }
8702                         if (critical_sections[cur_cs].begin <= i
8703                          && begin_set[cs_count] == FALSE) {
8704                                 cs_table[cs_count].begin = downloaded;
8705                                 begin_set[cs_count] = TRUE;
8706                         }
8707                         break;
8708                 }
8709                 ahd_download_instr(ahd, i, download_consts);
8710                 downloaded++;
8711         }
8712
8713         ahd->num_critical_sections = cs_count;
8714         if (cs_count != 0) {
8715
8716                 cs_count *= sizeof(struct cs);
8717                 ahd->critical_sections = malloc(cs_count, M_DEVBUF, M_NOWAIT);
8718                 if (ahd->critical_sections == NULL)
8719                         panic("ahd_loadseq: Could not malloc");
8720                 memcpy(ahd->critical_sections, cs_table, cs_count);
8721         }
8722         ahd_outb(ahd, SEQCTL0, PERRORDIS|FAILDIS|FASTMODE);
8723
8724         if (bootverbose) {
8725                 printf(" %d instructions downloaded\n", downloaded);
8726                 printf("%s: Features 0x%x, Bugs 0x%x, Flags 0x%x\n",
8727                        ahd_name(ahd), ahd->features, ahd->bugs, ahd->flags);
8728         }
8729 }
8730
8731 static int
8732 ahd_check_patch(struct ahd_softc *ahd, struct patch **start_patch,
8733                 u_int start_instr, u_int *skip_addr)
8734 {
8735         struct  patch *cur_patch;
8736         struct  patch *last_patch;
8737         u_int   num_patches;
8738
8739         num_patches = ARRAY_SIZE(patches);
8740         last_patch = &patches[num_patches];
8741         cur_patch = *start_patch;
8742
8743         while (cur_patch < last_patch && start_instr == cur_patch->begin) {
8744
8745                 if (cur_patch->patch_func(ahd) == 0) {
8746
8747                         /* Start rejecting code */
8748                         *skip_addr = start_instr + cur_patch->skip_instr;
8749                         cur_patch += cur_patch->skip_patch;
8750                 } else {
8751                         /* Accepted this patch.  Advance to the next
8752                          * one and wait for our intruction pointer to
8753                          * hit this point.
8754                          */
8755                         cur_patch++;
8756                 }
8757         }
8758
8759         *start_patch = cur_patch;
8760         if (start_instr < *skip_addr)
8761                 /* Still skipping */
8762                 return (0);
8763
8764         return (1);
8765 }
8766
8767 static u_int
8768 ahd_resolve_seqaddr(struct ahd_softc *ahd, u_int address)
8769 {
8770         struct patch *cur_patch;
8771         int address_offset;
8772         u_int skip_addr;
8773         u_int i;
8774
8775         address_offset = 0;
8776         cur_patch = patches;
8777         skip_addr = 0;
8778
8779         for (i = 0; i < address;) {
8780
8781                 ahd_check_patch(ahd, &cur_patch, i, &skip_addr);
8782
8783                 if (skip_addr > i) {
8784                         int end_addr;
8785
8786                         end_addr = min(address, skip_addr);
8787                         address_offset += end_addr - i;
8788                         i = skip_addr;
8789                 } else {
8790                         i++;
8791                 }
8792         }
8793         return (address - address_offset);
8794 }
8795
8796 static void
8797 ahd_download_instr(struct ahd_softc *ahd, u_int instrptr, uint8_t *dconsts)
8798 {
8799         union   ins_formats instr;
8800         struct  ins_format1 *fmt1_ins;
8801         struct  ins_format3 *fmt3_ins;
8802         u_int   opcode;
8803
8804         /*
8805          * The firmware is always compiled into a little endian format.
8806          */
8807         instr.integer = ahd_le32toh(*(uint32_t*)&seqprog[instrptr * 4]);
8808
8809         fmt1_ins = &instr.format1;
8810         fmt3_ins = NULL;
8811
8812         /* Pull the opcode */
8813         opcode = instr.format1.opcode;
8814         switch (opcode) {
8815         case AIC_OP_JMP:
8816         case AIC_OP_JC:
8817         case AIC_OP_JNC:
8818         case AIC_OP_CALL:
8819         case AIC_OP_JNE:
8820         case AIC_OP_JNZ:
8821         case AIC_OP_JE:
8822         case AIC_OP_JZ:
8823         {
8824                 fmt3_ins = &instr.format3;
8825                 fmt3_ins->address = ahd_resolve_seqaddr(ahd, fmt3_ins->address);
8826                 /* FALLTHROUGH */
8827         }
8828         case AIC_OP_OR:
8829         case AIC_OP_AND:
8830         case AIC_OP_XOR:
8831         case AIC_OP_ADD:
8832         case AIC_OP_ADC:
8833         case AIC_OP_BMOV:
8834                 if (fmt1_ins->parity != 0) {
8835                         fmt1_ins->immediate = dconsts[fmt1_ins->immediate];
8836                 }
8837                 fmt1_ins->parity = 0;
8838                 /* FALLTHROUGH */
8839         case AIC_OP_ROL:
8840         {
8841                 int i, count;
8842
8843                 /* Calculate odd parity for the instruction */
8844                 for (i = 0, count = 0; i < 31; i++) {
8845                         uint32_t mask;
8846
8847                         mask = 0x01 << i;
8848                         if ((instr.integer & mask) != 0)
8849                                 count++;
8850                 }
8851                 if ((count & 0x01) == 0)
8852                         instr.format1.parity = 1;
8853
8854                 /* The sequencer is a little endian cpu */
8855                 instr.integer = ahd_htole32(instr.integer);
8856                 ahd_outsb(ahd, SEQRAM, instr.bytes, 4);
8857                 break;
8858         }
8859         default:
8860                 panic("Unknown opcode encountered in seq program");
8861                 break;
8862         }
8863 }
8864
8865 static int
8866 ahd_probe_stack_size(struct ahd_softc *ahd)
8867 {
8868         int last_probe;
8869
8870         last_probe = 0;
8871         while (1) {
8872                 int i;
8873
8874                 /*
8875                  * We avoid using 0 as a pattern to avoid
8876                  * confusion if the stack implementation
8877                  * "back-fills" with zeros when "poping'
8878                  * entries.
8879                  */
8880                 for (i = 1; i <= last_probe+1; i++) {
8881                        ahd_outb(ahd, STACK, i & 0xFF);
8882                        ahd_outb(ahd, STACK, (i >> 8) & 0xFF);
8883                 }
8884
8885                 /* Verify */
8886                 for (i = last_probe+1; i > 0; i--) {
8887                         u_int stack_entry;
8888
8889                         stack_entry = ahd_inb(ahd, STACK)
8890                                     |(ahd_inb(ahd, STACK) << 8);
8891                         if (stack_entry != i)
8892                                 goto sized;
8893                 }
8894                 last_probe++;
8895         }
8896 sized:
8897         return (last_probe);
8898 }
8899
8900 int
8901 ahd_print_register(ahd_reg_parse_entry_t *table, u_int num_entries,
8902                    const char *name, u_int address, u_int value,
8903                    u_int *cur_column, u_int wrap_point)
8904 {
8905         int     printed;
8906         u_int   printed_mask;
8907
8908         if (cur_column != NULL && *cur_column >= wrap_point) {
8909                 printf("\n");
8910                 *cur_column = 0;
8911         }
8912         printed = printf("%s[0x%x]", name, value);
8913         if (table == NULL) {
8914                 printed += printf(" ");
8915                 *cur_column += printed;
8916                 return (printed);
8917         }
8918         printed_mask = 0;
8919         while (printed_mask != 0xFF) {
8920                 int entry;
8921
8922                 for (entry = 0; entry < num_entries; entry++) {
8923                         if (((value & table[entry].mask)
8924                           != table[entry].value)
8925                          || ((printed_mask & table[entry].mask)
8926                           == table[entry].mask))
8927                                 continue;
8928
8929                         printed += printf("%s%s",
8930                                           printed_mask == 0 ? ":(" : "|",
8931                                           table[entry].name);
8932                         printed_mask |= table[entry].mask;
8933
8934                         break;
8935                 }
8936                 if (entry >= num_entries)
8937                         break;
8938         }
8939         if (printed_mask != 0)
8940                 printed += printf(") ");
8941         else
8942                 printed += printf(" ");
8943         if (cur_column != NULL)
8944                 *cur_column += printed;
8945         return (printed);
8946 }
8947
8948 void
8949 ahd_dump_card_state(struct ahd_softc *ahd)
8950 {
8951         struct scb      *scb;
8952         ahd_mode_state   saved_modes;
8953         u_int            dffstat;
8954         int              paused;
8955         u_int            scb_index;
8956         u_int            saved_scb_index;
8957         u_int            cur_col;
8958         int              i;
8959
8960         if (ahd_is_paused(ahd)) {
8961                 paused = 1;
8962         } else {
8963                 paused = 0;
8964                 ahd_pause(ahd);
8965         }
8966         saved_modes = ahd_save_modes(ahd);
8967         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
8968         printf(">>>>>>>>>>>>>>>>>> Dump Card State Begins <<<<<<<<<<<<<<<<<\n"
8969                "%s: Dumping Card State at program address 0x%x Mode 0x%x\n",
8970                ahd_name(ahd),
8971                ahd_inw(ahd, CURADDR),
8972                ahd_build_mode_state(ahd, ahd->saved_src_mode,
8973                                     ahd->saved_dst_mode));
8974         if (paused)
8975                 printf("Card was paused\n");
8976
8977         if (ahd_check_cmdcmpltqueues(ahd))
8978                 printf("Completions are pending\n");
8979
8980         /*
8981          * Mode independent registers.
8982          */
8983         cur_col = 0;
8984         ahd_intstat_print(ahd_inb(ahd, INTSTAT), &cur_col, 50);
8985         ahd_seloid_print(ahd_inb(ahd, SELOID), &cur_col, 50);
8986         ahd_selid_print(ahd_inb(ahd, SELID), &cur_col, 50);
8987         ahd_hs_mailbox_print(ahd_inb(ahd, LOCAL_HS_MAILBOX), &cur_col, 50);
8988         ahd_intctl_print(ahd_inb(ahd, INTCTL), &cur_col, 50);
8989         ahd_seqintstat_print(ahd_inb(ahd, SEQINTSTAT), &cur_col, 50);
8990         ahd_saved_mode_print(ahd_inb(ahd, SAVED_MODE), &cur_col, 50);
8991         ahd_dffstat_print(ahd_inb(ahd, DFFSTAT), &cur_col, 50);
8992         ahd_scsisigi_print(ahd_inb(ahd, SCSISIGI), &cur_col, 50);
8993         ahd_scsiphase_print(ahd_inb(ahd, SCSIPHASE), &cur_col, 50);
8994         ahd_scsibus_print(ahd_inb(ahd, SCSIBUS), &cur_col, 50);
8995         ahd_lastphase_print(ahd_inb(ahd, LASTPHASE), &cur_col, 50);
8996         ahd_scsiseq0_print(ahd_inb(ahd, SCSISEQ0), &cur_col, 50);
8997         ahd_scsiseq1_print(ahd_inb(ahd, SCSISEQ1), &cur_col, 50);
8998         ahd_seqctl0_print(ahd_inb(ahd, SEQCTL0), &cur_col, 50);
8999         ahd_seqintctl_print(ahd_inb(ahd, SEQINTCTL), &cur_col, 50);
9000         ahd_seq_flags_print(ahd_inb(ahd, SEQ_FLAGS), &cur_col, 50);
9001         ahd_seq_flags2_print(ahd_inb(ahd, SEQ_FLAGS2), &cur_col, 50);
9002         ahd_qfreeze_count_print(ahd_inw(ahd, QFREEZE_COUNT), &cur_col, 50);
9003         ahd_kernel_qfreeze_count_print(ahd_inw(ahd, KERNEL_QFREEZE_COUNT),
9004                                        &cur_col, 50);
9005         ahd_mk_message_scb_print(ahd_inw(ahd, MK_MESSAGE_SCB), &cur_col, 50);
9006         ahd_mk_message_scsiid_print(ahd_inb(ahd, MK_MESSAGE_SCSIID),
9007                                     &cur_col, 50);
9008         ahd_sstat0_print(ahd_inb(ahd, SSTAT0), &cur_col, 50);
9009         ahd_sstat1_print(ahd_inb(ahd, SSTAT1), &cur_col, 50);
9010         ahd_sstat2_print(ahd_inb(ahd, SSTAT2), &cur_col, 50);
9011         ahd_sstat3_print(ahd_inb(ahd, SSTAT3), &cur_col, 50);
9012         ahd_perrdiag_print(ahd_inb(ahd, PERRDIAG), &cur_col, 50);
9013         ahd_simode1_print(ahd_inb(ahd, SIMODE1), &cur_col, 50);
9014         ahd_lqistat0_print(ahd_inb(ahd, LQISTAT0), &cur_col, 50);
9015         ahd_lqistat1_print(ahd_inb(ahd, LQISTAT1), &cur_col, 50);
9016         ahd_lqistat2_print(ahd_inb(ahd, LQISTAT2), &cur_col, 50);
9017         ahd_lqostat0_print(ahd_inb(ahd, LQOSTAT0), &cur_col, 50);
9018         ahd_lqostat1_print(ahd_inb(ahd, LQOSTAT1), &cur_col, 50);
9019         ahd_lqostat2_print(ahd_inb(ahd, LQOSTAT2), &cur_col, 50);
9020         printf("\n");
9021         printf("\nSCB Count = %d CMDS_PENDING = %d LASTSCB 0x%x "
9022                "CURRSCB 0x%x NEXTSCB 0x%x\n",
9023                ahd->scb_data.numscbs, ahd_inw(ahd, CMDS_PENDING),
9024                ahd_inw(ahd, LASTSCB), ahd_inw(ahd, CURRSCB),
9025                ahd_inw(ahd, NEXTSCB));
9026         cur_col = 0;
9027         /* QINFIFO */
9028         ahd_search_qinfifo(ahd, CAM_TARGET_WILDCARD, ALL_CHANNELS,
9029                            CAM_LUN_WILDCARD, SCB_LIST_NULL,
9030                            ROLE_UNKNOWN, /*status*/0, SEARCH_PRINT);
9031         saved_scb_index = ahd_get_scbptr(ahd);
9032         printf("Pending list:");
9033         i = 0;
9034         LIST_FOREACH(scb, &ahd->pending_scbs, pending_links) {
9035                 if (i++ > AHD_SCB_MAX)
9036                         break;
9037                 cur_col = printf("\n%3d FIFO_USE[0x%x] ", SCB_GET_TAG(scb),
9038                                  ahd_inb_scbram(ahd, SCB_FIFO_USE_COUNT));
9039                 ahd_set_scbptr(ahd, SCB_GET_TAG(scb));
9040                 ahd_scb_control_print(ahd_inb_scbram(ahd, SCB_CONTROL),
9041                                       &cur_col, 60);
9042                 ahd_scb_scsiid_print(ahd_inb_scbram(ahd, SCB_SCSIID),
9043                                      &cur_col, 60);
9044         }
9045         printf("\nTotal %d\n", i);
9046
9047         printf("Kernel Free SCB list: ");
9048         i = 0;
9049         TAILQ_FOREACH(scb, &ahd->scb_data.free_scbs, links.tqe) {
9050                 struct scb *list_scb;
9051
9052                 list_scb = scb;
9053                 do {
9054                         printf("%d ", SCB_GET_TAG(list_scb));
9055                         list_scb = LIST_NEXT(list_scb, collision_links);
9056                 } while (list_scb && i++ < AHD_SCB_MAX);
9057         }
9058
9059         LIST_FOREACH(scb, &ahd->scb_data.any_dev_free_scb_list, links.le) {
9060                 if (i++ > AHD_SCB_MAX)
9061                         break;
9062                 printf("%d ", SCB_GET_TAG(scb));
9063         }
9064         printf("\n");
9065
9066         printf("Sequencer Complete DMA-inprog list: ");
9067         scb_index = ahd_inw(ahd, COMPLETE_SCB_DMAINPROG_HEAD);
9068         i = 0;
9069         while (!SCBID_IS_NULL(scb_index) && i++ < AHD_SCB_MAX) {
9070                 ahd_set_scbptr(ahd, scb_index);
9071                 printf("%d ", scb_index);
9072                 scb_index = ahd_inw_scbram(ahd, SCB_NEXT_COMPLETE);
9073         }
9074         printf("\n");
9075
9076         printf("Sequencer Complete list: ");
9077         scb_index = ahd_inw(ahd, COMPLETE_SCB_HEAD);
9078         i = 0;
9079         while (!SCBID_IS_NULL(scb_index) && i++ < AHD_SCB_MAX) {
9080                 ahd_set_scbptr(ahd, scb_index);
9081                 printf("%d ", scb_index);
9082                 scb_index = ahd_inw_scbram(ahd, SCB_NEXT_COMPLETE);
9083         }
9084         printf("\n");
9085
9086
9087         printf("Sequencer DMA-Up and Complete list: ");
9088         scb_index = ahd_inw(ahd, COMPLETE_DMA_SCB_HEAD);
9089         i = 0;
9090         while (!SCBID_IS_NULL(scb_index) && i++ < AHD_SCB_MAX) {
9091                 ahd_set_scbptr(ahd, scb_index);
9092                 printf("%d ", scb_index);
9093                 scb_index = ahd_inw_scbram(ahd, SCB_NEXT_COMPLETE);
9094         }
9095         printf("\n");
9096         printf("Sequencer On QFreeze and Complete list: ");
9097         scb_index = ahd_inw(ahd, COMPLETE_ON_QFREEZE_HEAD);
9098         i = 0;
9099         while (!SCBID_IS_NULL(scb_index) && i++ < AHD_SCB_MAX) {
9100                 ahd_set_scbptr(ahd, scb_index);
9101                 printf("%d ", scb_index);
9102                 scb_index = ahd_inw_scbram(ahd, SCB_NEXT_COMPLETE);
9103         }
9104         printf("\n");
9105         ahd_set_scbptr(ahd, saved_scb_index);
9106         dffstat = ahd_inb(ahd, DFFSTAT);
9107         for (i = 0; i < 2; i++) {
9108 #ifdef AHD_DEBUG
9109                 struct scb *fifo_scb;
9110 #endif
9111                 u_int       fifo_scbptr;
9112
9113                 ahd_set_modes(ahd, AHD_MODE_DFF0 + i, AHD_MODE_DFF0 + i);
9114                 fifo_scbptr = ahd_get_scbptr(ahd);
9115                 printf("\n\n%s: FIFO%d %s, LONGJMP == 0x%x, SCB 0x%x\n",
9116                        ahd_name(ahd), i,
9117                        (dffstat & (FIFO0FREE << i)) ? "Free" : "Active",
9118                        ahd_inw(ahd, LONGJMP_ADDR), fifo_scbptr);
9119                 cur_col = 0;
9120                 ahd_seqimode_print(ahd_inb(ahd, SEQIMODE), &cur_col, 50);
9121                 ahd_seqintsrc_print(ahd_inb(ahd, SEQINTSRC), &cur_col, 50);
9122                 ahd_dfcntrl_print(ahd_inb(ahd, DFCNTRL), &cur_col, 50);
9123                 ahd_dfstatus_print(ahd_inb(ahd, DFSTATUS), &cur_col, 50);
9124                 ahd_sg_cache_shadow_print(ahd_inb(ahd, SG_CACHE_SHADOW),
9125                                           &cur_col, 50);
9126                 ahd_sg_state_print(ahd_inb(ahd, SG_STATE), &cur_col, 50);
9127                 ahd_dffsxfrctl_print(ahd_inb(ahd, DFFSXFRCTL), &cur_col, 50);
9128                 ahd_soffcnt_print(ahd_inb(ahd, SOFFCNT), &cur_col, 50);
9129                 ahd_mdffstat_print(ahd_inb(ahd, MDFFSTAT), &cur_col, 50);
9130                 if (cur_col > 50) {
9131                         printf("\n");
9132                         cur_col = 0;
9133                 }
9134                 cur_col += printf("SHADDR = 0x%x%x, SHCNT = 0x%x ",
9135                                   ahd_inl(ahd, SHADDR+4),
9136                                   ahd_inl(ahd, SHADDR),
9137                                   (ahd_inb(ahd, SHCNT)
9138                                 | (ahd_inb(ahd, SHCNT + 1) << 8)
9139                                 | (ahd_inb(ahd, SHCNT + 2) << 16)));
9140                 if (cur_col > 50) {
9141                         printf("\n");
9142                         cur_col = 0;
9143                 }
9144                 cur_col += printf("HADDR = 0x%x%x, HCNT = 0x%x ",
9145                                   ahd_inl(ahd, HADDR+4),
9146                                   ahd_inl(ahd, HADDR),
9147                                   (ahd_inb(ahd, HCNT)
9148                                 | (ahd_inb(ahd, HCNT + 1) << 8)
9149                                 | (ahd_inb(ahd, HCNT + 2) << 16)));
9150                 ahd_ccsgctl_print(ahd_inb(ahd, CCSGCTL), &cur_col, 50);
9151 #ifdef AHD_DEBUG
9152                 if ((ahd_debug & AHD_SHOW_SG) != 0) {
9153                         fifo_scb = ahd_lookup_scb(ahd, fifo_scbptr);
9154                         if (fifo_scb != NULL)
9155                                 ahd_dump_sglist(fifo_scb);
9156                 }
9157 #endif
9158         }
9159         printf("\nLQIN: ");
9160         for (i = 0; i < 20; i++)
9161                 printf("0x%x ", ahd_inb(ahd, LQIN + i));
9162         printf("\n");
9163         ahd_set_modes(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
9164         printf("%s: LQISTATE = 0x%x, LQOSTATE = 0x%x, OPTIONMODE = 0x%x\n",
9165                ahd_name(ahd), ahd_inb(ahd, LQISTATE), ahd_inb(ahd, LQOSTATE),
9166                ahd_inb(ahd, OPTIONMODE));
9167         printf("%s: OS_SPACE_CNT = 0x%x MAXCMDCNT = 0x%x\n",
9168                ahd_name(ahd), ahd_inb(ahd, OS_SPACE_CNT),
9169                ahd_inb(ahd, MAXCMDCNT));
9170         printf("%s: SAVED_SCSIID = 0x%x SAVED_LUN = 0x%x\n",
9171                ahd_name(ahd), ahd_inb(ahd, SAVED_SCSIID),
9172                ahd_inb(ahd, SAVED_LUN));
9173         ahd_simode0_print(ahd_inb(ahd, SIMODE0), &cur_col, 50);
9174         printf("\n");
9175         ahd_set_modes(ahd, AHD_MODE_CCHAN, AHD_MODE_CCHAN);
9176         cur_col = 0;
9177         ahd_ccscbctl_print(ahd_inb(ahd, CCSCBCTL), &cur_col, 50);
9178         printf("\n");
9179         ahd_set_modes(ahd, ahd->saved_src_mode, ahd->saved_dst_mode);
9180         printf("%s: REG0 == 0x%x, SINDEX = 0x%x, DINDEX = 0x%x\n",
9181                ahd_name(ahd), ahd_inw(ahd, REG0), ahd_inw(ahd, SINDEX),
9182                ahd_inw(ahd, DINDEX));
9183         printf("%s: SCBPTR == 0x%x, SCB_NEXT == 0x%x, SCB_NEXT2 == 0x%x\n",
9184                ahd_name(ahd), ahd_get_scbptr(ahd),
9185                ahd_inw_scbram(ahd, SCB_NEXT),
9186                ahd_inw_scbram(ahd, SCB_NEXT2));
9187         printf("CDB %x %x %x %x %x %x\n",
9188                ahd_inb_scbram(ahd, SCB_CDB_STORE),
9189                ahd_inb_scbram(ahd, SCB_CDB_STORE+1),
9190                ahd_inb_scbram(ahd, SCB_CDB_STORE+2),
9191                ahd_inb_scbram(ahd, SCB_CDB_STORE+3),
9192                ahd_inb_scbram(ahd, SCB_CDB_STORE+4),
9193                ahd_inb_scbram(ahd, SCB_CDB_STORE+5));
9194         printf("STACK:");
9195         for (i = 0; i < ahd->stack_size; i++) {
9196                 ahd->saved_stack[i] =
9197                     ahd_inb(ahd, STACK)|(ahd_inb(ahd, STACK) << 8);
9198                 printf(" 0x%x", ahd->saved_stack[i]);
9199         }
9200         for (i = ahd->stack_size-1; i >= 0; i--) {
9201                 ahd_outb(ahd, STACK, ahd->saved_stack[i] & 0xFF);
9202                 ahd_outb(ahd, STACK, (ahd->saved_stack[i] >> 8) & 0xFF);
9203         }
9204         printf("\n<<<<<<<<<<<<<<<<< Dump Card State Ends >>>>>>>>>>>>>>>>>>\n");
9205         ahd_restore_modes(ahd, saved_modes);
9206         if (paused == 0)
9207                 ahd_unpause(ahd);
9208 }
9209
9210 #if 0
9211 void
9212 ahd_dump_scbs(struct ahd_softc *ahd)
9213 {
9214         ahd_mode_state saved_modes;
9215         u_int          saved_scb_index;
9216         int            i;
9217
9218         saved_modes = ahd_save_modes(ahd);
9219         ahd_set_modes(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
9220         saved_scb_index = ahd_get_scbptr(ahd);
9221         for (i = 0; i < AHD_SCB_MAX; i++) {
9222                 ahd_set_scbptr(ahd, i);
9223                 printf("%3d", i);
9224                 printf("(CTRL 0x%x ID 0x%x N 0x%x N2 0x%x SG 0x%x, RSG 0x%x)\n",
9225                        ahd_inb_scbram(ahd, SCB_CONTROL),
9226                        ahd_inb_scbram(ahd, SCB_SCSIID),
9227                        ahd_inw_scbram(ahd, SCB_NEXT),
9228                        ahd_inw_scbram(ahd, SCB_NEXT2),
9229                        ahd_inl_scbram(ahd, SCB_SGPTR),
9230                        ahd_inl_scbram(ahd, SCB_RESIDUAL_SGPTR));
9231         }
9232         printf("\n");
9233         ahd_set_scbptr(ahd, saved_scb_index);
9234         ahd_restore_modes(ahd, saved_modes);
9235 }
9236 #endif  /*  0  */
9237
9238 /**************************** Flexport Logic **********************************/
9239 /*
9240  * Read count 16bit words from 16bit word address start_addr from the
9241  * SEEPROM attached to the controller, into buf, using the controller's
9242  * SEEPROM reading state machine.  Optionally treat the data as a byte
9243  * stream in terms of byte order.
9244  */
9245 int
9246 ahd_read_seeprom(struct ahd_softc *ahd, uint16_t *buf,
9247                  u_int start_addr, u_int count, int bytestream)
9248 {
9249         u_int cur_addr;
9250         u_int end_addr;
9251         int   error;
9252
9253         /*
9254          * If we never make it through the loop even once,
9255          * we were passed invalid arguments.
9256          */
9257         error = EINVAL;
9258         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
9259         end_addr = start_addr + count;
9260         for (cur_addr = start_addr; cur_addr < end_addr; cur_addr++) {
9261
9262                 ahd_outb(ahd, SEEADR, cur_addr);
9263                 ahd_outb(ahd, SEECTL, SEEOP_READ | SEESTART);
9264
9265                 error = ahd_wait_seeprom(ahd);
9266                 if (error)
9267                         break;
9268                 if (bytestream != 0) {
9269                         uint8_t *bytestream_ptr;
9270
9271                         bytestream_ptr = (uint8_t *)buf;
9272                         *bytestream_ptr++ = ahd_inb(ahd, SEEDAT);
9273                         *bytestream_ptr = ahd_inb(ahd, SEEDAT+1);
9274                 } else {
9275                         /*
9276                          * ahd_inw() already handles machine byte order.
9277                          */
9278                         *buf = ahd_inw(ahd, SEEDAT);
9279                 }
9280                 buf++;
9281         }
9282         return (error);
9283 }
9284
9285 /*
9286  * Write count 16bit words from buf, into SEEPROM attache to the
9287  * controller starting at 16bit word address start_addr, using the
9288  * controller's SEEPROM writing state machine.
9289  */
9290 int
9291 ahd_write_seeprom(struct ahd_softc *ahd, uint16_t *buf,
9292                   u_int start_addr, u_int count)
9293 {
9294         u_int cur_addr;
9295         u_int end_addr;
9296         int   error;
9297         int   retval;
9298
9299         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
9300         error = ENOENT;
9301
9302         /* Place the chip into write-enable mode */
9303         ahd_outb(ahd, SEEADR, SEEOP_EWEN_ADDR);
9304         ahd_outb(ahd, SEECTL, SEEOP_EWEN | SEESTART);
9305         error = ahd_wait_seeprom(ahd);
9306         if (error)
9307                 return (error);
9308
9309         /*
9310          * Write the data.  If we don't get throught the loop at
9311          * least once, the arguments were invalid.
9312          */
9313         retval = EINVAL;
9314         end_addr = start_addr + count;
9315         for (cur_addr = start_addr; cur_addr < end_addr; cur_addr++) {
9316                 ahd_outw(ahd, SEEDAT, *buf++);
9317                 ahd_outb(ahd, SEEADR, cur_addr);
9318                 ahd_outb(ahd, SEECTL, SEEOP_WRITE | SEESTART);
9319
9320                 retval = ahd_wait_seeprom(ahd);
9321                 if (retval)
9322                         break;
9323         }
9324
9325         /*
9326          * Disable writes.
9327          */
9328         ahd_outb(ahd, SEEADR, SEEOP_EWDS_ADDR);
9329         ahd_outb(ahd, SEECTL, SEEOP_EWDS | SEESTART);
9330         error = ahd_wait_seeprom(ahd);
9331         if (error)
9332                 return (error);
9333         return (retval);
9334 }
9335
9336 /*
9337  * Wait ~100us for the serial eeprom to satisfy our request.
9338  */
9339 static int
9340 ahd_wait_seeprom(struct ahd_softc *ahd)
9341 {
9342         int cnt;
9343
9344         cnt = 5000;
9345         while ((ahd_inb(ahd, SEESTAT) & (SEEARBACK|SEEBUSY)) != 0 && --cnt)
9346                 ahd_delay(5);
9347
9348         if (cnt == 0)
9349                 return (ETIMEDOUT);
9350         return (0);
9351 }
9352
9353 /*
9354  * Validate the two checksums in the per_channel
9355  * vital product data struct.
9356  */
9357 static int
9358 ahd_verify_vpd_cksum(struct vpd_config *vpd)
9359 {
9360         int i;
9361         int maxaddr;
9362         uint32_t checksum;
9363         uint8_t *vpdarray;
9364
9365         vpdarray = (uint8_t *)vpd;
9366         maxaddr = offsetof(struct vpd_config, vpd_checksum);
9367         checksum = 0;
9368         for (i = offsetof(struct vpd_config, resource_type); i < maxaddr; i++)
9369                 checksum = checksum + vpdarray[i];
9370         if (checksum == 0
9371          || (-checksum & 0xFF) != vpd->vpd_checksum)
9372                 return (0);
9373
9374         checksum = 0;
9375         maxaddr = offsetof(struct vpd_config, checksum);
9376         for (i = offsetof(struct vpd_config, default_target_flags);
9377              i < maxaddr; i++)
9378                 checksum = checksum + vpdarray[i];
9379         if (checksum == 0
9380          || (-checksum & 0xFF) != vpd->checksum)
9381                 return (0);
9382         return (1);
9383 }
9384
9385 int
9386 ahd_verify_cksum(struct seeprom_config *sc)
9387 {
9388         int i;
9389         int maxaddr;
9390         uint32_t checksum;
9391         uint16_t *scarray;
9392
9393         maxaddr = (sizeof(*sc)/2) - 1;
9394         checksum = 0;
9395         scarray = (uint16_t *)sc;
9396
9397         for (i = 0; i < maxaddr; i++)
9398                 checksum = checksum + scarray[i];
9399         if (checksum == 0
9400          || (checksum & 0xFFFF) != sc->checksum) {
9401                 return (0);
9402         } else {
9403                 return (1);
9404         }
9405 }
9406
9407 int
9408 ahd_acquire_seeprom(struct ahd_softc *ahd)
9409 {
9410         /*
9411          * We should be able to determine the SEEPROM type
9412          * from the flexport logic, but unfortunately not
9413          * all implementations have this logic and there is
9414          * no programatic method for determining if the logic
9415          * is present.
9416          */
9417         return (1);
9418 #if 0
9419         uint8_t seetype;
9420         int     error;
9421
9422         error = ahd_read_flexport(ahd, FLXADDR_ROMSTAT_CURSENSECTL, &seetype);
9423         if (error != 0
9424          || ((seetype & FLX_ROMSTAT_SEECFG) == FLX_ROMSTAT_SEE_NONE))
9425                 return (0);
9426         return (1);
9427 #endif
9428 }
9429
9430 void
9431 ahd_release_seeprom(struct ahd_softc *ahd)
9432 {
9433         /* Currently a no-op */
9434 }
9435
9436 /*
9437  * Wait at most 2 seconds for flexport arbitration to succeed.
9438  */
9439 static int
9440 ahd_wait_flexport(struct ahd_softc *ahd)
9441 {
9442         int cnt;
9443
9444         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
9445         cnt = 1000000 * 2 / 5;
9446         while ((ahd_inb(ahd, BRDCTL) & FLXARBACK) == 0 && --cnt)
9447                 ahd_delay(5);
9448
9449         if (cnt == 0)
9450                 return (ETIMEDOUT);
9451         return (0);
9452 }
9453
9454 int
9455 ahd_write_flexport(struct ahd_softc *ahd, u_int addr, u_int value)
9456 {
9457         int error;
9458
9459         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
9460         if (addr > 7)
9461                 panic("ahd_write_flexport: address out of range");
9462         ahd_outb(ahd, BRDCTL, BRDEN|(addr << 3));
9463         error = ahd_wait_flexport(ahd);
9464         if (error != 0)
9465                 return (error);
9466         ahd_outb(ahd, BRDDAT, value);
9467         ahd_flush_device_writes(ahd);
9468         ahd_outb(ahd, BRDCTL, BRDSTB|BRDEN|(addr << 3));
9469         ahd_flush_device_writes(ahd);
9470         ahd_outb(ahd, BRDCTL, BRDEN|(addr << 3));
9471         ahd_flush_device_writes(ahd);
9472         ahd_outb(ahd, BRDCTL, 0);
9473         ahd_flush_device_writes(ahd);
9474         return (0);
9475 }
9476
9477 int
9478 ahd_read_flexport(struct ahd_softc *ahd, u_int addr, uint8_t *value)
9479 {
9480         int     error;
9481
9482         AHD_ASSERT_MODES(ahd, AHD_MODE_SCSI_MSK, AHD_MODE_SCSI_MSK);
9483         if (addr > 7)
9484                 panic("ahd_read_flexport: address out of range");
9485         ahd_outb(ahd, BRDCTL, BRDRW|BRDEN|(addr << 3));
9486         error = ahd_wait_flexport(ahd);
9487         if (error != 0)
9488                 return (error);
9489         *value = ahd_inb(ahd, BRDDAT);
9490         ahd_outb(ahd, BRDCTL, 0);
9491         ahd_flush_device_writes(ahd);
9492         return (0);
9493 }
9494
9495 /************************* Target Mode ****************************************/
9496 #ifdef AHD_TARGET_MODE
9497 cam_status
9498 ahd_find_tmode_devs(struct ahd_softc *ahd, struct cam_sim *sim, union ccb *ccb,
9499                     struct ahd_tmode_tstate **tstate,
9500                     struct ahd_tmode_lstate **lstate,
9501                     int notfound_failure)
9502 {
9503
9504         if ((ahd->features & AHD_TARGETMODE) == 0)
9505                 return (CAM_REQ_INVALID);
9506
9507         /*
9508          * Handle the 'black hole' device that sucks up
9509          * requests to unattached luns on enabled targets.
9510          */
9511         if (ccb->ccb_h.target_id == CAM_TARGET_WILDCARD
9512          && ccb->ccb_h.target_lun == CAM_LUN_WILDCARD) {
9513                 *tstate = NULL;
9514                 *lstate = ahd->black_hole;
9515         } else {
9516                 u_int max_id;
9517
9518                 max_id = (ahd->features & AHD_WIDE) ? 16 : 8;
9519                 if (ccb->ccb_h.target_id >= max_id)
9520                         return (CAM_TID_INVALID);
9521
9522                 if (ccb->ccb_h.target_lun >= AHD_NUM_LUNS)
9523                         return (CAM_LUN_INVALID);
9524
9525                 *tstate = ahd->enabled_targets[ccb->ccb_h.target_id];
9526                 *lstate = NULL;
9527                 if (*tstate != NULL)
9528                         *lstate =
9529                             (*tstate)->enabled_luns[ccb->ccb_h.target_lun];
9530         }
9531
9532         if (notfound_failure != 0 && *lstate == NULL)
9533                 return (CAM_PATH_INVALID);
9534
9535         return (CAM_REQ_CMP);
9536 }
9537
9538 void
9539 ahd_handle_en_lun(struct ahd_softc *ahd, struct cam_sim *sim, union ccb *ccb)
9540 {
9541 #if NOT_YET
9542         struct     ahd_tmode_tstate *tstate;
9543         struct     ahd_tmode_lstate *lstate;
9544         struct     ccb_en_lun *cel;
9545         cam_status status;
9546         u_int      target;
9547         u_int      lun;
9548         u_int      target_mask;
9549         u_long     s;
9550         char       channel;
9551
9552         status = ahd_find_tmode_devs(ahd, sim, ccb, &tstate, &lstate,
9553                                      /*notfound_failure*/FALSE);
9554
9555         if (status != CAM_REQ_CMP) {
9556                 ccb->ccb_h.status = status;
9557                 return;
9558         }
9559
9560         if ((ahd->features & AHD_MULTIROLE) != 0) {
9561                 u_int      our_id;
9562
9563                 our_id = ahd->our_id;
9564                 if (ccb->ccb_h.target_id != our_id) {
9565                         if ((ahd->features & AHD_MULTI_TID) != 0
9566                          && (ahd->flags & AHD_INITIATORROLE) != 0) {
9567                                 /*
9568                                  * Only allow additional targets if
9569                                  * the initiator role is disabled.
9570                                  * The hardware cannot handle a re-select-in
9571                                  * on the initiator id during a re-select-out
9572                                  * on a different target id.
9573                                  */
9574                                 status = CAM_TID_INVALID;
9575                         } else if ((ahd->flags & AHD_INITIATORROLE) != 0
9576                                 || ahd->enabled_luns > 0) {
9577                                 /*
9578                                  * Only allow our target id to change
9579                                  * if the initiator role is not configured
9580                                  * and there are no enabled luns which
9581                                  * are attached to the currently registered
9582                                  * scsi id.
9583                                  */
9584                                 status = CAM_TID_INVALID;
9585                         }
9586                 }
9587         }
9588
9589         if (status != CAM_REQ_CMP) {
9590                 ccb->ccb_h.status = status;
9591                 return;
9592         }
9593
9594         /*
9595          * We now have an id that is valid.
9596          * If we aren't in target mode, switch modes.
9597          */
9598         if ((ahd->flags & AHD_TARGETROLE) == 0
9599          && ccb->ccb_h.target_id != CAM_TARGET_WILDCARD) {
9600                 u_long  s;
9601
9602                 printf("Configuring Target Mode\n");
9603                 ahd_lock(ahd, &s);
9604                 if (LIST_FIRST(&ahd->pending_scbs) != NULL) {
9605                         ccb->ccb_h.status = CAM_BUSY;
9606                         ahd_unlock(ahd, &s);
9607                         return;
9608                 }
9609                 ahd->flags |= AHD_TARGETROLE;
9610                 if ((ahd->features & AHD_MULTIROLE) == 0)
9611                         ahd->flags &= ~AHD_INITIATORROLE;
9612                 ahd_pause(ahd);
9613                 ahd_loadseq(ahd);
9614                 ahd_restart(ahd);
9615                 ahd_unlock(ahd, &s);
9616         }
9617         cel = &ccb->cel;
9618         target = ccb->ccb_h.target_id;
9619         lun = ccb->ccb_h.target_lun;
9620         channel = SIM_CHANNEL(ahd, sim);
9621         target_mask = 0x01 << target;
9622         if (channel == 'B')
9623                 target_mask <<= 8;
9624
9625         if (cel->enable != 0) {
9626                 u_int scsiseq1;
9627
9628                 /* Are we already enabled?? */
9629                 if (lstate != NULL) {
9630                         xpt_print_path(ccb->ccb_h.path);
9631                         printf("Lun already enabled\n");
9632                         ccb->ccb_h.status = CAM_LUN_ALRDY_ENA;
9633                         return;
9634                 }
9635
9636                 if (cel->grp6_len != 0
9637                  || cel->grp7_len != 0) {
9638                         /*
9639                          * Don't (yet?) support vendor
9640                          * specific commands.
9641                          */
9642                         ccb->ccb_h.status = CAM_REQ_INVALID;
9643                         printf("Non-zero Group Codes\n");
9644                         return;
9645                 }
9646
9647                 /*
9648                  * Seems to be okay.
9649                  * Setup our data structures.
9650                  */
9651                 if (target != CAM_TARGET_WILDCARD && tstate == NULL) {
9652                         tstate = ahd_alloc_tstate(ahd, target, channel);
9653                         if (tstate == NULL) {
9654                                 xpt_print_path(ccb->ccb_h.path);
9655                                 printf("Couldn't allocate tstate\n");
9656                                 ccb->ccb_h.status = CAM_RESRC_UNAVAIL;
9657                                 return;
9658                         }
9659                 }
9660                 lstate = malloc(sizeof(*lstate), M_DEVBUF, M_NOWAIT);
9661                 if (lstate == NULL) {
9662                         xpt_print_path(ccb->ccb_h.path);
9663                         printf("Couldn't allocate lstate\n");
9664                         ccb->ccb_h.status = CAM_RESRC_UNAVAIL;
9665                         return;
9666                 }
9667                 memset(lstate, 0, sizeof(*lstate));
9668                 status = xpt_create_path(&lstate->path, /*periph*/NULL,
9669                                          xpt_path_path_id(ccb->ccb_h.path),
9670                                          xpt_path_target_id(ccb->ccb_h.path),
9671                                          xpt_path_lun_id(ccb->ccb_h.path));
9672                 if (status != CAM_REQ_CMP) {
9673                         free(lstate, M_DEVBUF);
9674                         xpt_print_path(ccb->ccb_h.path);
9675                         printf("Couldn't allocate path\n");
9676                         ccb->ccb_h.status = CAM_RESRC_UNAVAIL;
9677                         return;
9678                 }
9679                 SLIST_INIT(&lstate->accept_tios);
9680                 SLIST_INIT(&lstate->immed_notifies);
9681                 ahd_lock(ahd, &s);
9682                 ahd_pause(ahd);
9683                 if (target != CAM_TARGET_WILDCARD) {
9684                         tstate->enabled_luns[lun] = lstate;
9685                         ahd->enabled_luns++;
9686
9687                         if ((ahd->features & AHD_MULTI_TID) != 0) {
9688                                 u_int targid_mask;
9689
9690                                 targid_mask = ahd_inw(ahd, TARGID);
9691                                 targid_mask |= target_mask;
9692                                 ahd_outw(ahd, TARGID, targid_mask);
9693                                 ahd_update_scsiid(ahd, targid_mask);
9694                         } else {
9695                                 u_int our_id;
9696                                 char  channel;
9697
9698                                 channel = SIM_CHANNEL(ahd, sim);
9699                                 our_id = SIM_SCSI_ID(ahd, sim);
9700
9701                                 /*
9702                                  * This can only happen if selections
9703                                  * are not enabled
9704                                  */
9705                                 if (target != our_id) {
9706                                         u_int sblkctl;
9707                                         char  cur_channel;
9708                                         int   swap;
9709
9710                                         sblkctl = ahd_inb(ahd, SBLKCTL);
9711                                         cur_channel = (sblkctl & SELBUSB)
9712                                                     ? 'B' : 'A';
9713                                         if ((ahd->features & AHD_TWIN) == 0)
9714                                                 cur_channel = 'A';
9715                                         swap = cur_channel != channel;
9716                                         ahd->our_id = target;
9717
9718                                         if (swap)
9719                                                 ahd_outb(ahd, SBLKCTL,
9720                                                          sblkctl ^ SELBUSB);
9721
9722                                         ahd_outb(ahd, SCSIID, target);
9723
9724                                         if (swap)
9725                                                 ahd_outb(ahd, SBLKCTL, sblkctl);
9726                                 }
9727                         }
9728                 } else
9729                         ahd->black_hole = lstate;
9730                 /* Allow select-in operations */
9731                 if (ahd->black_hole != NULL && ahd->enabled_luns > 0) {
9732                         scsiseq1 = ahd_inb(ahd, SCSISEQ_TEMPLATE);
9733                         scsiseq1 |= ENSELI;
9734                         ahd_outb(ahd, SCSISEQ_TEMPLATE, scsiseq1);
9735                         scsiseq1 = ahd_inb(ahd, SCSISEQ1);
9736                         scsiseq1 |= ENSELI;
9737                         ahd_outb(ahd, SCSISEQ1, scsiseq1);
9738                 }
9739                 ahd_unpause(ahd);
9740                 ahd_unlock(ahd, &s);
9741                 ccb->ccb_h.status = CAM_REQ_CMP;
9742                 xpt_print_path(ccb->ccb_h.path);
9743                 printf("Lun now enabled for target mode\n");
9744         } else {
9745                 struct scb *scb;
9746                 int i, empty;
9747
9748                 if (lstate == NULL) {
9749                         ccb->ccb_h.status = CAM_LUN_INVALID;
9750                         return;
9751                 }
9752
9753                 ahd_lock(ahd, &s);
9754
9755                 ccb->ccb_h.status = CAM_REQ_CMP;
9756                 LIST_FOREACH(scb, &ahd->pending_scbs, pending_links) {
9757                         struct ccb_hdr *ccbh;
9758
9759                         ccbh = &scb->io_ctx->ccb_h;
9760                         if (ccbh->func_code == XPT_CONT_TARGET_IO
9761                          && !xpt_path_comp(ccbh->path, ccb->ccb_h.path)){
9762                                 printf("CTIO pending\n");
9763                                 ccb->ccb_h.status = CAM_REQ_INVALID;
9764                                 ahd_unlock(ahd, &s);
9765                                 return;
9766                         }
9767                 }
9768
9769                 if (SLIST_FIRST(&lstate->accept_tios) != NULL) {
9770                         printf("ATIOs pending\n");
9771                         ccb->ccb_h.status = CAM_REQ_INVALID;
9772                 }
9773
9774                 if (SLIST_FIRST(&lstate->immed_notifies) != NULL) {
9775                         printf("INOTs pending\n");
9776                         ccb->ccb_h.status = CAM_REQ_INVALID;
9777                 }
9778
9779                 if (ccb->ccb_h.status != CAM_REQ_CMP) {
9780                         ahd_unlock(ahd, &s);
9781                         return;
9782                 }
9783
9784                 xpt_print_path(ccb->ccb_h.path);
9785                 printf("Target mode disabled\n");
9786                 xpt_free_path(lstate->path);
9787                 free(lstate, M_DEVBUF);
9788
9789                 ahd_pause(ahd);
9790                 /* Can we clean up the target too? */
9791                 if (target != CAM_TARGET_WILDCARD) {
9792                         tstate->enabled_luns[lun] = NULL;
9793                         ahd->enabled_luns--;
9794                         for (empty = 1, i = 0; i < 8; i++)
9795                                 if (tstate->enabled_luns[i] != NULL) {
9796                                         empty = 0;
9797                                         break;
9798                                 }
9799
9800                         if (empty) {
9801                                 ahd_free_tstate(ahd, target, channel,
9802                                                 /*force*/FALSE);
9803                                 if (ahd->features & AHD_MULTI_TID) {
9804                                         u_int targid_mask;
9805
9806                                         targid_mask = ahd_inw(ahd, TARGID);
9807                                         targid_mask &= ~target_mask;
9808                                         ahd_outw(ahd, TARGID, targid_mask);
9809                                         ahd_update_scsiid(ahd, targid_mask);
9810                                 }
9811                         }
9812                 } else {
9813
9814                         ahd->black_hole = NULL;
9815
9816                         /*
9817                          * We can't allow selections without
9818                          * our black hole device.
9819                          */
9820                         empty = TRUE;
9821                 }
9822                 if (ahd->enabled_luns == 0) {
9823                         /* Disallow select-in */
9824                         u_int scsiseq1;
9825
9826                         scsiseq1 = ahd_inb(ahd, SCSISEQ_TEMPLATE);
9827                         scsiseq1 &= ~ENSELI;
9828                         ahd_outb(ahd, SCSISEQ_TEMPLATE, scsiseq1);
9829                         scsiseq1 = ahd_inb(ahd, SCSISEQ1);
9830                         scsiseq1 &= ~ENSELI;
9831                         ahd_outb(ahd, SCSISEQ1, scsiseq1);
9832
9833                         if ((ahd->features & AHD_MULTIROLE) == 0) {
9834                                 printf("Configuring Initiator Mode\n");
9835                                 ahd->flags &= ~AHD_TARGETROLE;
9836                                 ahd->flags |= AHD_INITIATORROLE;
9837                                 ahd_pause(ahd);
9838                                 ahd_loadseq(ahd);
9839                                 ahd_restart(ahd);
9840                                 /*
9841                                  * Unpaused.  The extra unpause
9842                                  * that follows is harmless.
9843                                  */
9844                         }
9845                 }
9846                 ahd_unpause(ahd);
9847                 ahd_unlock(ahd, &s);
9848         }
9849 #endif
9850 }
9851
9852 static void
9853 ahd_update_scsiid(struct ahd_softc *ahd, u_int targid_mask)
9854 {
9855 #if NOT_YET
9856         u_int scsiid_mask;
9857         u_int scsiid;
9858
9859         if ((ahd->features & AHD_MULTI_TID) == 0)
9860                 panic("ahd_update_scsiid called on non-multitid unit\n");
9861
9862         /*
9863          * Since we will rely on the TARGID mask
9864          * for selection enables, ensure that OID
9865          * in SCSIID is not set to some other ID
9866          * that we don't want to allow selections on.
9867          */
9868         if ((ahd->features & AHD_ULTRA2) != 0)
9869                 scsiid = ahd_inb(ahd, SCSIID_ULTRA2);
9870         else
9871                 scsiid = ahd_inb(ahd, SCSIID);
9872         scsiid_mask = 0x1 << (scsiid & OID);
9873         if ((targid_mask & scsiid_mask) == 0) {
9874                 u_int our_id;
9875
9876                 /* ffs counts from 1 */
9877                 our_id = ffs(targid_mask);
9878                 if (our_id == 0)
9879                         our_id = ahd->our_id;
9880                 else
9881                         our_id--;
9882                 scsiid &= TID;
9883                 scsiid |= our_id;
9884         }
9885         if ((ahd->features & AHD_ULTRA2) != 0)
9886                 ahd_outb(ahd, SCSIID_ULTRA2, scsiid);
9887         else
9888                 ahd_outb(ahd, SCSIID, scsiid);
9889 #endif
9890 }
9891
9892 void
9893 ahd_run_tqinfifo(struct ahd_softc *ahd, int paused)
9894 {
9895         struct target_cmd *cmd;
9896
9897         ahd_sync_tqinfifo(ahd, BUS_DMASYNC_POSTREAD);
9898         while ((cmd = &ahd->targetcmds[ahd->tqinfifonext])->cmd_valid != 0) {
9899
9900                 /*
9901                  * Only advance through the queue if we
9902                  * have the resources to process the command.
9903                  */
9904                 if (ahd_handle_target_cmd(ahd, cmd) != 0)
9905                         break;
9906
9907                 cmd->cmd_valid = 0;
9908                 ahd_dmamap_sync(ahd, ahd->shared_data_dmat,
9909                                 ahd->shared_data_map.dmamap,
9910                                 ahd_targetcmd_offset(ahd, ahd->tqinfifonext),
9911                                 sizeof(struct target_cmd),
9912                                 BUS_DMASYNC_PREREAD);
9913                 ahd->tqinfifonext++;
9914
9915                 /*
9916                  * Lazily update our position in the target mode incoming
9917                  * command queue as seen by the sequencer.
9918                  */
9919                 if ((ahd->tqinfifonext & (HOST_TQINPOS - 1)) == 1) {
9920                         u_int hs_mailbox;
9921
9922                         hs_mailbox = ahd_inb(ahd, HS_MAILBOX);
9923                         hs_mailbox &= ~HOST_TQINPOS;
9924                         hs_mailbox |= ahd->tqinfifonext & HOST_TQINPOS;
9925                         ahd_outb(ahd, HS_MAILBOX, hs_mailbox);
9926                 }
9927         }
9928 }
9929
9930 static int
9931 ahd_handle_target_cmd(struct ahd_softc *ahd, struct target_cmd *cmd)
9932 {
9933         struct    ahd_tmode_tstate *tstate;
9934         struct    ahd_tmode_lstate *lstate;
9935         struct    ccb_accept_tio *atio;
9936         uint8_t *byte;
9937         int       initiator;
9938         int       target;
9939         int       lun;
9940
9941         initiator = SCSIID_TARGET(ahd, cmd->scsiid);
9942         target = SCSIID_OUR_ID(cmd->scsiid);
9943         lun    = (cmd->identify & MSG_IDENTIFY_LUNMASK);
9944
9945         byte = cmd->bytes;
9946         tstate = ahd->enabled_targets[target];
9947         lstate = NULL;
9948         if (tstate != NULL)
9949                 lstate = tstate->enabled_luns[lun];
9950
9951         /*
9952          * Commands for disabled luns go to the black hole driver.
9953          */
9954         if (lstate == NULL)
9955                 lstate = ahd->black_hole;
9956
9957         atio = (struct ccb_accept_tio*)SLIST_FIRST(&lstate->accept_tios);
9958         if (atio == NULL) {
9959                 ahd->flags |= AHD_TQINFIFO_BLOCKED;
9960                 /*
9961                  * Wait for more ATIOs from the peripheral driver for this lun.
9962                  */
9963                 return (1);
9964         } else
9965                 ahd->flags &= ~AHD_TQINFIFO_BLOCKED;
9966 #ifdef AHD_DEBUG
9967         if ((ahd_debug & AHD_SHOW_TQIN) != 0)
9968                 printf("Incoming command from %d for %d:%d%s\n",
9969                        initiator, target, lun,
9970                        lstate == ahd->black_hole ? "(Black Holed)" : "");
9971 #endif
9972         SLIST_REMOVE_HEAD(&lstate->accept_tios, sim_links.sle);
9973
9974         if (lstate == ahd->black_hole) {
9975                 /* Fill in the wildcards */
9976                 atio->ccb_h.target_id = target;
9977                 atio->ccb_h.target_lun = lun;
9978         }
9979
9980         /*
9981          * Package it up and send it off to
9982          * whomever has this lun enabled.
9983          */
9984         atio->sense_len = 0;
9985         atio->init_id = initiator;
9986         if (byte[0] != 0xFF) {
9987                 /* Tag was included */
9988                 atio->tag_action = *byte++;
9989                 atio->tag_id = *byte++;
9990                 atio->ccb_h.flags = CAM_TAG_ACTION_VALID;
9991         } else {
9992                 atio->ccb_h.flags = 0;
9993         }
9994         byte++;
9995
9996         /* Okay.  Now determine the cdb size based on the command code */
9997         switch (*byte >> CMD_GROUP_CODE_SHIFT) {
9998         case 0:
9999                 atio->cdb_len = 6;
10000                 break;
10001         case 1:
10002         case 2:
10003                 atio->cdb_len = 10;
10004                 break;
10005         case 4:
10006                 atio->cdb_len = 16;
10007                 break;
10008         case 5:
10009                 atio->cdb_len = 12;
10010                 break;
10011         case 3:
10012         default:
10013                 /* Only copy the opcode. */
10014                 atio->cdb_len = 1;
10015                 printf("Reserved or VU command code type encountered\n");
10016                 break;
10017         }
10018
10019         memcpy(atio->cdb_io.cdb_bytes, byte, atio->cdb_len);
10020
10021         atio->ccb_h.status |= CAM_CDB_RECVD;
10022
10023         if ((cmd->identify & MSG_IDENTIFY_DISCFLAG) == 0) {
10024                 /*
10025                  * We weren't allowed to disconnect.
10026                  * We're hanging on the bus until a
10027                  * continue target I/O comes in response
10028                  * to this accept tio.
10029                  */
10030 #ifdef AHD_DEBUG
10031                 if ((ahd_debug & AHD_SHOW_TQIN) != 0)
10032                         printf("Received Immediate Command %d:%d:%d - %p\n",
10033                                initiator, target, lun, ahd->pending_device);
10034 #endif
10035                 ahd->pending_device = lstate;
10036                 ahd_freeze_ccb((union ccb *)atio);
10037                 atio->ccb_h.flags |= CAM_DIS_DISCONNECT;
10038         }
10039         xpt_done((union ccb*)atio);
10040         return (0);
10041 }
10042
10043 #endif